參數(shù)資料
型號(hào): 28F400BX-TB
廠商: Intel Corp.
英文描述: 4-MBIT (256K X 16, 512K X 8) BOOT BLOCK FLASH MEMORY FAMILY
中文描述: 4兆位(256 × 16,為512k × 8)啟動(dòng)塊閃存系列
文件頁數(shù): 6/49頁
文件大?。?/td> 427K
代理商: 28F400BX-TB
SMART 3 ADVANCED BOOT BLOCK
–WORD-WIDE
E
6
PRELIMINARY
1.2
Product Overview
Intel provides the most flexible voltage solution in
the flash industry, providing three discrete voltage
supply pins: V
CC
for read operation, V
CCQ
for output
swing, and V
PP
for program and erase operation.
Discrete supply pins allow system designers to use
the optimal voltage levels for their design. All Smart
3 Advanced Boot Block flash memory products
provide program/erase capability at 2.7V or 12V
and read with V
CC
at 2.7V. Since many designs
read from the flash memory a large percentage of
the time, 2.7V V
CC
operation can provide
substantial power savings. The 12V V
PP
option
maximizes program and erase performance during
production programming.
The Smart 3 Advanced Boot Block flash memory
products are high-performance devices with low
power operation. The available densities for word-
wide devices (x16) are
a.
4-Mbit
organized as 256-Kwords of 16 bits each
8-Mbit
(8,388,608-bit)
organized as 512-Kwords of 16 bits each
16-Mbit (16,777,216-bit) flash memory
organized as 1024-Kwords of 16 bits each.
(4,194,304-bit)
flash
memory
b.
flash
memory
c.
For byte-wide devices (x8) see the Smart 3
Advanced Boot Block Byte-Wide Flash Memory
Family datasheet.
The parameter blocks are located at either the top
(denoted by -T suffix) or the bottom (-B suffix) of the
address map in order to accommodate different
microprocessor protocols for kernel code location.
The upper two (or lower two) parameter blocks can
be locked to provide complete code security for
system initialization code. Locking and unlocking is
controlled by WP# (see Section 3.3 for details).
The Command User Interface (CUI) serves as the
interface
between
the
microcontroller and the internal operation of the
flash memory. The internal Write State Machine
(WSM) automatically executes the algorithms and
timings
necessary
for
operations,
including
unburdening the microprocessor or microcontroller.
The status register indicates the status of the WSM
by signifying block erase or word program
completion and status.
microprocessor
or
program
verification,
and
erase
thereby
Program and erase automation allows program and
erase operations to be executed using an industry-
standard two-write command sequence to the CUI.
Data writes are performed in word increments.
Each word in the flash memory can be programmed
independently of other memory locations; every
erase operation erases all locations within a block
simultaneously. Program suspend allows system
software to suspend the program command in order
to read from any other block. Erase suspend allows
system software to suspend the block erase
command in order to read from or program data to
any other block.
The Smart 3 Advanced Boot Block flash memory is
also designed with an Automatic Power Savings
(APS) feature which minimizes system current
drain, allowing for very low power designs. This
mode is entered immediately following the
completion of a read cycle.
When the CE# and RP# pins are at V
CC
, the I
CC
CMOS standby mode is enabled. A deep power-
down mode is enabled when the RP# pin is at
GND, minimizing power consumption and providing
write protection. I
CC
current in deep power-down is
1 μA typical (2.7V V
CC
). A minimum reset time of
t
PHQV
is required from RP# switching high until
outputs are valid to read attempts. With RP# at
GND, the WSM is reset and Status Register is
cleared. Section 3.5 contains additional information
on using the deep power-down feature, along with
other power consumption issues.
The RP# pin provides additional protection against
unwanted command writes that may occur during
system reset and power-up/down sequences due to
invalid system bus conditions (see Section 3.6).
Refer to the DC Characteristics Table, Sections 5.1
and 6.1, for complete current and voltage
specifications. Refer to the AC Characteristics
Table, Section 7.0, for read, program and erase
performance specifications.
2.0
PRODUCT DESCRIPTION
This section explains device pin description and
package pinouts.
相關(guān)PDF資料
PDF描述
28F410-100M1 4M-BIT (512K X 8) CMOS FLASH MEMORY
28F512 512K(64Kx8)CMOS FLASH MEMORY
28F640C3 3 Volt Advanced Boot Block Flash Memory(3 V 高級(jí)快速引導(dǎo)塊閃速存儲(chǔ)器)
28F640J3C-120 Intel StrataFlash Memory (J3)
28LV64A 64K (8K x 8) Low Voltage CMOS EEPROM(低壓,64K位, CMOS 并行EEPROM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
28F400BX-TL/BL 制造商:未知廠家 制造商全稱:未知廠家 功能描述:
28F400CE-T/B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Boot Block
28F400CV-T/B 制造商:未知廠家 制造商全稱:未知廠家 功能描述:4-MBIT (256K X 16. 512K X 8) SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY
28F410-100M1 制造商:MCNIX 制造商全稱:Macronix International 功能描述:4M-BIT (512K X 8) CMOS FLASH MEMORY
28F457 制造商:General Electric Company 功能描述:Capacitor - 1.75uF 200acV %