- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368730 > 16F871 (Microchip Technology Inc.) CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT PDF資料下載
參數(shù)資料
| 型號(hào)： | 16F871 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT |
| 中文描述： | 28/40-Pin 8位CMOS閃存微控制器 |
| 文件頁數(shù)： | 75/156頁 |
| 文件大?。?/td> | 2816K |
| 代理商： | 16F871 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁當(dāng)前第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁
1999 Microchip Technology Inc.
Preliminary
DS30569A-page 75
PIC16F870/871
9.3.2
USART SYNCHRONOUS MASTER
RECEPTION
Once synchronous mode is selected, reception is
enabled by setting either enable bit SREN (RCSTA<5>)
or enable bit CREN (RCSTA<4>). Data is sampled on
the RC7/RX/DT pin on the falling edge of the clock. If
enable bit SREN is set, then only a single word is
received. If enable bit CREN is set, the reception is
continuous until CREN is cleared. If both bits are set,
CREN takes precedence. After clocking the last bit, the
received data in the Receive Shift Register (RSR) is
transferred to the RCREG register (if it is empty). When
the transfer is complete, interrupt flag bit RCIF
(PIR1<5>) is set. The actual interrupt can be enabled/
disabled by setting/clearing enable bit RCIE (PIE1<5>).
Flag bit RCIF is a read only bit, which is reset by the
hardware. In this case, it is reset when the RCREG reg-
ister has been read and is empty. The RCREG is a dou-
ble buffered register (i.e., it is a two deep FIFO). It is
possible for two bytes of data to be received and trans-
ferred to the RCREG FIFO and a third byte to begin
shifting into the RSR register. On the clocking of the last
bit of the third byte, if the RCREG register is still full,
then overrun error bit OERR (RCSTA<1>) is set. The
word in the RSR will be lost. The RCREG register can
be read twice to retrieve the two bytes in the FIFO. Bit
OERR has to be cleared in software (by clearing bit
CREN). If bit OERR is set, transfers from the RSR to
the RCREG are inhibited, so it is essential to clear bit
OERR if it is set. The ninth receive bit is buffered the
same way as the receive data. Reading the RCREG
register will load bit RX9D with a new value, therefore it
is essential for the user to read the RCSTA register
before reading RCREG in order not to lose the old
RX9D information.
Steps to follow when setting up a Synchronous Master
Reception:
1.
Initialize the SPBRG register for the appropriate
baud rate. (Section 9.1)
2.
Enable the synchronous master serial port by
setting bits SYNC, SPEN and CSRC.
3.
Ensure bits CREN and SREN are clear.
4.
If interrupts are desired, then set enable bit RCIE.
5.
If 9-bit reception is desired, then set bit RX9.
6.
If a single reception is required, set bit SREN.
For continuous reception set bit CREN.
7.
Interrupt flag bit RCIF will be set when reception
is complete and an interrupt will be generated if
enable bit RCIE was set.
8.
Read the RCSTA register to get the ninth bit (if
enabled) and determine if any error occurred
during reception.
9.
Read the 8-bit received data by reading the
RCREG register.
10. If any error occurred, clear the error by clearing
bit CREN.
TABLE 9-9:
REGISTERS ASSOCIATED WITH SYNCHRONOUS MASTER RECEPTION
FIGURE 9-11: SYNCHRONOUS RECEPTION (MASTER MODE, SREN)
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on:
POR,
BOR
Value on all
other Resets
0Ch
18h
1Ah
8Ch
98h
99h
Legend:
Note 1:
PIR1
RCSTA
RCREG
PIE1
TXSTA
SPBRG
x
= unknown,
-
= unimplemented read as '0'. Shaded cells are not used for synchronous master reception.
Bits PSPIE and PSPIF are reserved on the PIC16F870; always maintain these bits clear.
PSPIF
(1)
SPEN
USART Receive Register
PSPIE
(1)
CSRC
Baud Rate Generator Register
ADIF
RX9
RCIF
SREN
TXIF
CREN
—
—
CCP1IF
FERR
TMR2IF
OERR
TMR1IF
RX9D
0000 -000
0000 -00x
0000 0000
0000 -000
0000 -010
0000 0000
0000 -000
0000 -00x
0000 0000
0000 -000
0000 -010
0000 0000
ADIE
TX9
RCIE
TXEN
TXIE
SYNC
—
—
CCP1IE
BRGH
TMR2IE
TRMT
TMR1IE
TX9D
CREN bit
RC7/RX/DT pin
RC6/TX/CK pin
Write to
bit SREN
SREN bit
RCIF bit
(interrupt)
Read
RXREG
Note:
Timing diagram demonstrates SYNC master mode with bit SREN = '1' and bit BRG = '0'.
Q3Q4Q1Q2Q3Q4Q1Q2Q3Q4
Q2
Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4Q1Q2Q3Q4 Q1Q2Q3Q4
’0’
bit0
bit1
bit2
bit3
bit4
bit5
bit6
bit7
’0’
Q1Q2Q3Q4
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 16F872 | CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT |
| 16F876A | 28/40-pin Enhanced FLASH Microcontrollers |
| 16F876 | CAT 5E CROSSOVER, GREEN 15 FT PATCH CABLE |
| 16F877 | CAT 5E CROSSOVER PATCH CORD CABLE GREEN 20 FT |
| 16FL100S02 | 6A, 12A AND 16A FAST RECOVERY RECTIFIERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 16F872 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28-Pin, 8-Bit CMOS FLASH Microcontroller |
| 16F876 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-pin 8-Bit CMOS FLASH Microcontrollers |
| 16F876A | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-pin Enhanced FLASH Microcontrollers |
| 16F877 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:28/40-pin 8-Bit CMOS FLASH Microcontrollers |
| 16F9040 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:COMPACT DIGITALMULTIMETER TRUE RMS |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。