參數(shù)資料
型號： 16F630
廠商： Microchip Technology Inc.
英文描述： 14-Pin FLASH-Based 8-Bit CMOS Microcontrollers
中文描述： 14引腳基于閃存的8位CMOS微控制器
文件頁數(shù)： 67/132頁
文件大小： 2651K
代理商： 16F630
2003 Microchip Technology Inc.
DS40039C-page 65
PIC16F630/676
9.4.1
RA2/INT INTERRUPT
External interrupt on RA2/INT pin is edge-triggered;
either rising if INTEDG bit (OPTION<6>) is set, or
falling, if INTEDG bit is clear. When a valid edge
appears on the RA2/INT pin, the INTF bit
(INTCON<1>) is set. This interrupt can be disabled by
clearing the INTE control bit (INTCON<4>). The INTF
bit must be cleared in software in the Interrupt Service
Routine before re-enabling this interrupt. The RA2/INT
interrupt can wake-up the processor from SLEEP if the
INTE bit was set prior to going into SLEEP. The status
of the GIE bit decides whether or not the processor
branches to the interrupt vector following wake-up. See
Section 9.7 for details on SLEEP and Figure 9-13 for
timing of wake-up from SLEEP through RA2/INT
interrupt.
9.4.2
TMR0 INTERRUPT
An overflow (FFh
→
00h) in the TMR0 register will
set the T0IF (INTCON<2>) bit. The interrupt can
be
enabled/disabled
by
(INTCON<5>) bit. For operation of the Timer0 module,
see Section 4.0.
setting/clearing
T0IE
9.4.3
PORTA INTERRUPT
An input change on PORTA change sets the RAIF
(INTCON<0>) bit. The interrupt can be enabled/
disabled by setting/clearing the RAIE (INTCON<3>)
bit. Plus individual pins can be configured through the
IOCA register.
9.4.4
COMPARATOR INTERRUPT
See Section 6.9 for description of comparator interrupt.
9.4.5
A/D CONVERTER INTERRUPT
After a conversion is complete, the ADIF flag (PIR<6>)
is set. The interrupt can be enabled/disabled by setting
or clearing ADIE (PIE<6>).
See Section 7.0 for operation of the A/D converter
interrupt.
FIGURE 9-11:
INT PIN INTERRUPT TIMING
Note:
The ANSEL 9Fh) and CMCON (19h)
registers must be initialized to configure an
analog channel as a digital input. Pins
configured as analog inputs will read ‘0’.
The ANSEL register is defined for the
PIC16F676.
Note:
If a change on the I/O pin should occur
when the read operation is being executed
(start of the Q2 cycle), then the RAIF inter-
rupt flag may not get set.
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
Q2
Q1
Q3
Q4
OSC1
CLKOUT
INT pin
INTF Flag
(INTCON<1>)
GIE bit
(INTCON<7>)
INSTRUCTION FLOW
PC
Instruction
Fetched
Instruction
Executed
Interrupt Latency
PC
PC+1
PC+1
0004h
0005h
Inst (0004h)
Inst (0005h)
Dummy Cycle
Inst (PC)
Inst (PC+1)
Inst (PC-1)
Inst (0004h)
Dummy Cycle
Inst (PC)
—
1
4
5
1
2
3
Note
1:
2:
INTF flag is sampled here (every Q1).
Asynchronous interrupt latency = 3-4 T
CY
. Synchronous latency = 3 T
CY
, where T
CY
= instruction cycle time. Latency
is the same whether Inst (PC) is a single cycle or a 2-cycle instruction.
CLKOUT is available only in RC Oscillator mode.
For minimum width of INT pulse, refer to AC specs.
INTF is enabled to be set any time during the Q4-Q1 cycles.
3:
4:
5:
相關PDF資料
PDF描述
16F84 CAT 5E CROSSOVER, BLUE 15 FT PATCH CABLE
16F84A CAT 5E CROSSOVER PATCH CORD CABLE BLUE 20 FT
16F871 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT
16F872 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT
16F876A 28/40-pin Enhanced FLASH Microcontrollers
相關代理商/技術參數(shù)
參數(shù)描述
16F684-I 制造商:Microchip Technology Inc 功能描述:
16F6H 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly
16F6H1 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly
16F7674 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMD TWEEZER HEAD
16F7676 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CLIP KABELKIT
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*