- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368730 > 16F630 (Microchip Technology Inc.) 14-Pin FLASH-Based 8-Bit CMOS Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | 16F630 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 14-Pin FLASH-Based 8-Bit CMOS Microcontrollers |
| 中文描述： | 14引腳基于閃存的8位CMOS微控制器 |
| 文件頁數(shù)： | 53/132頁 |
| 文件大?。?/td> | 2651K |
| 代理商： | 16F630 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁當前第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
2003 Microchip Technology Inc.
DS40039C-page 51
PIC16F630/676
8.3
READING THE EEPROM DATA
MEMORY
To read a data memory location, the user must write the
address to the EEADR register and then set control bit
RD (EECON1<0>), as shown in Example 8-1. The data
is available, in the very next cycle, in the EEDATA
register. Therefore, it can be read in the next
instruction. EEDATA holds this value until another read,
or until it is written to by the user (during a write
operation).
EXAMPLE 8-1:
DATA EEPROM READ
8.4
WRITING TO THE EEPROM DATA
MEMORY
To write an EEPROM data location, the user must first
write the address to the EEADR register and the data
to the EEDATA register. Then the user must follow a
specific sequence to initiate the write for each byte, as
shown in Example 8-2.
EXAMPLE 8-2:
DATA EEPROM WRITE
The write will not initiate if the above sequence is not
exactly followed (write 55h to EECON2, write AAh to
EECON2, then set WR bit) for each byte. We strongly
recommend that interrupts be disabled during this
code segment. A cycle count is executed during the
required sequence. Any number that is not equal to the
required cycles to execute the required sequence will
prevent the data from being written into the EEPROM.
Additionally, the WREN bit in EECON1 must be set to
enable write. This mechanism prevents accidental
writes to data EEPROM due to errant (unexpected)
code execution (i.e., lost programs). The user should
keep the WREN bit clear at all times, except when
updating EEPROM. The WREN bit is not cleared
by hardware.
After a write sequence has been initiated, clearing the
WREN bit will not affect this write cycle. The WR bit will
be inhibited from being set unless the WREN bit is set.
At the completion of the write cycle, the WR bit is
cleared in hardware and the EE Write Complete
Interrupt Flag bit (EEIF) is set. The user can either
enable this interrupt or poll this bit. The EEIF bit
(PIR<7>) register must be cleared by software.
8.5
WRITE VERIFY
Depending on the application, good programming
practice may dictate that the value written to the Data
EEPROM should be verified (see Example 8-3) to the
desired value to be written.
EXAMPLE 8-3:
WRITE VERIFY
8.5.1
USING THE DATA EEPROM
The Data EEPROM is a high-endurance, byte addres-
sable array that has been optimized for the storage of
frequently changing information (e.g., program
variables or other data that are updated often).
Frequently changing values will typically be updated
more often than specifications D120 or D120A. If this is
not the case, an array refresh must be performed. For
this reason, variables that change infrequently (such as
constants, IDs, calibration, etc.) should be stored in
FLASH program memory.
8.6
PROTECTION AGAINST
SPURIOUS WRITE
There are conditions when the user may not want to
write to the data EEPROM memory. To protect against
spurious EEPROM writes, various mechanisms have
been built in. On power-up, WREN is cleared. Also, the
Power-up
Timer
(72
EEPROM write.
ms
duration)
prevents
The write initiate sequence and the WREN bit together
help prevent an accidental write during:
brown-out
power glitch
software malfunction
bsf
movlw
movwf
bsf
movf
STATUS,RP0
CONFIG_ADDR
EEADR
EECON1,RD
EEDATA,W
;Bank 1
;
;Address to read
;EE Read
;Move data to W
bsf
bsf
bcf
movlw
movwf
movlw
movwf
bsf
bsf
STATUS,RP0
EECON1,WREN
INTCON,GIE
55h
EECON2
AAh
EECON2
EECON1,WR
INTCON,GIE
;Bank 1
;Enable write
;Disable INTs
;Unlock write
;
;
;
;Start the write
;Enable INTS
R
S
bcf
:
bsf
movf
STATUS,RP0
;Bank 0
;Any code
;Bank 1 READ
;EEDATA not changed
;from previous write
;YES, Read the
;value written
STATUS,RP0
EEDATA,W
bsf
EECON1,RD
xorwf
btfss
goto
:
EEDATA,W
STATUS,Z
WRITE_ERR
;Is data the same
;No, handle error
;Yes, continue
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| 16F84 | CAT 5E CROSSOVER, BLUE 15 FT PATCH CABLE |
| 16F84A | CAT 5E CROSSOVER PATCH CORD CABLE BLUE 20 FT |
| 16F871 | CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT |
| 16F872 | CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT |
| 16F876A | 28/40-pin Enhanced FLASH Microcontrollers |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| 16F684-I | 制造商:Microchip Technology Inc 功能描述: |
| 16F6H | 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly |
| 16F6H1 | 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly |
| 16F7674 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMD TWEEZER HEAD |
| 16F7676 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CLIP KABELKIT |
發(fā)布緊急采購，3分鐘左右您將得到回復。