
PIC16F630/676
DS40039C-page 48
2003 Microchip Technology Inc.
7.3
A/D Operation During SLEEP
The A/D converter module can operate during SLEEP.
This requires the A/D clock source to be set to the
internal oscillator. When the RC clock source is
selected, the A/D waits one instruction before starting
the conversion. This allows the
SLEEP
instruction to be
executed, thus eliminating much of the switching noise
from the conversion. When the conversion is complete,
the GO/DONE bit is cleared, and the result is loaded
into the ADRESH:ADRESL registers. If the A/D
interrupt is enabled, the device awakens from SLEEP.
If the A/D interrupt is not enabled, the A/D module is
turned off, although the ADON bit remains set.
When the A/D clock source is something other than
RC, a
SLEEP
instruction causes the present conversion
to be aborted, and the A/D module is turned off. The
ADON bit remains set.
7.4
Effects of RESET
A device RESET forces all registers to their RESET
state. Thus, the A/D module is turned off and any
pending conversion is aborted. The ADRESH:ADRESL
registers are unchanged.
TABLE 7-2:
SUMMARY OF A/D REGISTERS
Address
Name
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Value on:
POR, BOD
Value on
all other
RESETS
05h
PORTA
—
—
PORTA5
PORTA4 PORTA3 PORTA2 PORTA1 PORTA0
--xx xxxx --uu uuuu
07h
PORTC
—
—
PORTC5 PORTC4 PORTC3 PORTC2 PORTC1 PORTC0
--xx xxxx --uu uuuu
0Bh, 8Bh INTCON
GIE
PEIE
T0IE
INTE
RAIE
T0IF
INTF
RAIF
0000 0000 0000 000u
0Ch
PIR1
EEIF
ADIF
—
—
CMIF
—
—
TMR1IF
00-- 0--0 00-- 0--0
1Eh
ADRESH Most Significant 8 bits of the Left Shifted A/D result or 2 bits of the Right Shifted Result
xxxx xxxx uuuu uuuu
1Fh
ADCON0
ADFM
VCFG
—
CHS2
CHS1
CHS0
GO
ADON
00-0 0000 00-0 0000
85h
TRISA
—
—
TRISA5
TRISA4
TRISA3
TRISA2
TRISA1
TRISA0
--11 1111 --11 1111
87h
TRISC
—
—
TRISC5
TRISC4
TRISC3
TRISC2
TRISC1
TRISC0
--11 1111 --11 1111
8Ch
PIE1
EEIE
ADIE
—
—
CMIE
—
—
TMR1IE
00-- 0--0 00-- 0--0
91h
ANSEL
ANS7
ANS6
ANS5
ANS4
ANS3
ANS2
ANS1
ANS0
1111 1111 1111 1111
9Eh
ADRESL
Least Significant 2 bits of the Left Shifted A/D Result or 8 bits of the Right Shifted Result
xxxx xxxx uuuu uuuu
9Fh
ADCON1
—
ADCS2
ADCS1
ADCS0
—
—
—
—
-000 ---- -000 ----
Legend:
x
= unknown,
u
= unchanged,
-
= unimplemented read as '0'. Shaded cells are not used for A/D converter module.