參數(shù)資料
型號: 16F630
廠商: Microchip Technology Inc.
英文描述: 14-Pin FLASH-Based 8-Bit CMOS Microcontrollers
中文描述: 14引腳基于閃存的8位CMOS微控制器
文件頁數(shù): 52/132頁
文件大?。?/td> 2651K
代理商: 16F630
PIC16F630/676
DS40039C-page 50
2003 Microchip Technology Inc.
8.1
EEADR
The EEADR register can address up to a maximum of
128 bytes of data EEPROM. Only seven of the eight
bits in the register (EEADR<6:0>) are required. The
MSb (bit 7) is ignored.
The upper bit should always be ‘0’ to remain upward
compatible with devices that have more data EEPROM
memory.
8.2
EECON1 AND EECON2
REGISTERS
EECON1 is the control register with four low order bits
physically implemented. The upper four bits are non-
implemented and read as '0's.
Control bits RD and WR initiate read and write,
respectively. These bits cannot be cleared, only set, in
software. They are cleared in hardware at completion
of the read or write operation. The inability to clear the
WR bit in software prevents the accidental, premature
termination of a write operation.
The WREN bit, when set, will allow a write operation.
On power-up, the WREN bit is clear. The WRERR bit
is set when a write operation is interrupted by a MCLR
Reset, or a WDT Time-out Reset during normal
operation. In these situations, following RESET, the
user can check the WRERR bit, clear it, and rewrite
the location. The data and address will be cleared,
therefore, the EEDATA and EEADR registers will
need to be re-initialized.
Interrupt flag bit EEIF in the PIR1 register is set when
write is complete. This bit must be cleared in software.
EECON2 is not a physical register. Reading EECON2
will read all '0's. The EECON2 register is used
exclusively in the Data EEPROM write sequence.
REGISTER 8-3:
EECON1 — EEPROM CONTROL REGISTER (ADDRESS: 9Ch)
U-0
U-0
U-0
U-0
R/W-x
R/W-0
R/S-0
R/S-0
WRERR
WREN
WR
RD
bit 7
bit 0
bit 7-4
Unimplemented:
Read as ‘0’
bit 3
WRERR:
EEPROM Error Flag bit
1
=A write operation is prematurely terminated (any MCLR Reset, any WDT Reset during
normal operation or BOD detect)
0
=The write operation completed
bit 2
WREN:
EEPROM Write Enable bit
1
= Allows write cycles
0
= Inhibits write to the data EEPROM
bit 1
WR
: Write Control bit
1
=Initiates a write cycle (The bit is cleared by hardware once write is complete. The WR bit
can only be set, not cleared, in software.)
0
=Write cycle to the data EEPROM is complete
bit 0
RD
: Read Control bit
1
= Initiates an EEPROM read (Read takes one cycle. RD is cleared in hardware. The RD bit
can only be set, not cleared, in software.)
0
= Does not initiate an EEPROM read
Legend:
S = Bit can only be set
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown
相關(guān)PDF資料
PDF描述
16F84 CAT 5E CROSSOVER, BLUE 15 FT PATCH CABLE
16F84A CAT 5E CROSSOVER PATCH CORD CABLE BLUE 20 FT
16F871 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 6 FT
16F872 CAT 5E CROSSOVER PATCH CORD CABLE GREEN 10 FT
16F876A 28/40-pin Enhanced FLASH Microcontrollers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
16F684-I 制造商:Microchip Technology Inc 功能描述:
16F6H 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly
16F6H1 制造商:EDAL 制造商全稱:EDAL 功能描述:Silicon High Voltage Assembly
16F7674 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SMD TWEEZER HEAD
16F7676 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CLIP KABELKIT