
2003 Microchip Technology Inc.
DS40039C-page 13
PIC16F630/676
2.2.2.3
INTCON Register
The INTCON register is a readable and writable
register, which contains the various enable and flag bits
for TMR0 register overflow, PORTA change and
external RA2/INT pin interrupts.
REGISTER 2-3:
INTCON — INTERRUPT CONTROL REGISTER (ADDRESS: 0Bh OR 8Bh)
Note:
Interrupt flag bits are set when an interrupt
condition occurs, regardless of the state of
its corresponding enable bit or the global
enable bit, GIE (INTCON<7>). User
software should ensure the appropriate
interrupt flag bits are clear prior to enabling
an interrupt.
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
R/W-0
GIE
PEIE
T0IE
INTE
RAIE
T0IF
INTF
RAIF
bit 7
bit 0
bit 7
GIE:
Global Interrupt Enable bit
1
= Enables all unmasked interrupts
0
= Disables all interrupts
bit 6
PEIE:
Peripheral Interrupt Enable bit
1
= Enables all unmasked peripheral interrupts
0
= Disables all peripheral interrupts
bit 5
T0IE:
TMR0 Overflow Interrupt Enable bit
1
= Enables the TMR0 interrupt
0
= Disables the TMR0 interrupt
bit 4
INTE:
RA2/INT External Interrupt Enable bit
1
= Enables the RA2/INT external interrupt
0
= Disables the RA2/INT external interrupt
RAIE:
Port Change Interrupt Enable bit
(1)
1
= Enables the PORTA change interrupt
0
= Disables the PORTA change interrupt
T0IF:
TMR0 Overflow Interrupt Flag bit
(2)
1
= TMR0 register has overflowed (must be cleared in software)
0
= TMR0 register did not overflow
bit 3
bit 2
bit 1
INTF:
RA2/INT External Interrupt Flag bit
1
= The RA2/INT external interrupt occurred (must be cleared in software)
0
= The RA2/INT external interrupt did not occur
bit 0
RAIF:
Port Change Interrupt Flag bit
1
= When at least one of the PORTA <5:0> pins changed state (must be cleared in software)
0
= None of the PORTA <5:0> pins have changed state
Note 1:
IOCA register must also be enabled.
2:
T0IF bit is set when Timer0 rolls over. Timer0 is unchanged on RESET and should
be initialized before clearing T0IF bit.
Legend:
R = Readable bit
W = Writable bit
U = Unimplemented bit, read as ‘0’
- n = Value at POR
’1’ = Bit is set
’0’ = Bit is cleared
x = Bit is unknown