參數(shù)資料
型號(hào): (Z)PSD813F1
英文描述: Flash In System Programmable Mirocomputer Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位閃速存儲(chǔ)器,256K位EEPROM,16K位SRAM)
中文描述: Flash在系統(tǒng)可編程Mirocomputer外設(shè)(閃速,在系統(tǒng)可編程微控制器外圍器件,100萬(wàn)位閃速存儲(chǔ)器,256K位的EEPROM,16K的位的SRAM)
文件頁(yè)數(shù): 2/130頁(yè)
文件大小: 650K
代理商: (Z)PSD813F1
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)
i
PSD813F Famly
PSD813F ZPSD813F ZPSD813FV
Flash In-SystemProgrammable Microcontroller Peripherals
Table of Contents
1.0
2.0
Introduction...........................................................................................................................................................1
Key Features ........................................................................................................................................................2
PSD813F Block Diagram ...............................................................................................................................4
General Information..............................................................................................................................................5
PSD813F Family...................................................................................................................................................5
PSD813F Architectural Overview .........................................................................................................................6
5.1 Memory...................................................................................................................................................6
5.2 Page Register.........................................................................................................................................6
5.3 PLDs.......................................................................................................................................................6
5.4 I/O Ports..................................................................................................................................................7
5.5 Microcontroller Bus Interface..................................................................................................................7
5.6 JTAG Port...............................................................................................................................................7
5.7 In-System Programming.........................................................................................................................8
5.8 Power Management................................................................................................................................8
Development System............................................................................................................................................9
PSD813F Pin Descriptions .................................................................................................................................10
PSD813F Register Description and Address Offset...........................................................................................14
PSD813F Functional Blocks...............................................................................................................................15
9.1 Memory Blocks .....................................................................................................................................15
9.1.1 Main Flash and Optional Secondary EEPROM or Flash Boot Memory Description..................15
9.1.2 SRAM.........................................................................................................................................30
9.1.3 Memory Select Signals...............................................................................................................30
9.1.4 Page Register.............................................................................................................................35
9.2 PLDs.....................................................................................................................................................36
9.2.1 Decode PLD (DPLD)..................................................................................................................38
9.2.2 Complex PLD (CPLD)................................................................................................................38
9.3 Microcontroller Bus Interface................................................................................................................47
9.3.1 Interfacing 16-bit MCUs with Two PSD813F Devices................................................................47
9.3.2 PSD813F Interface to a Multiplexed 8-bit Bus ...........................................................................47
9.3.3 PSD813F Interface to a Non-Multiplexed 8-bit Bus....................................................................47
9.3.4 Data Byte Enable Reference......................................................................................................50
9.3.5 Microcontroller Interface Examples............................................................................................50
9.4 I/O Ports................................................................................................................................................55
9.4.1 General Port Architecture...........................................................................................................55
9.4.2 Port Operating Modes................................................................................................................57
9.4.3 Port Configuration Registers (PCRs) .........................................................................................60
9.4.4 Port Data Registers....................................................................................................................63
9.4.5 Ports A and B – Functionality and Structure ............................................................................64
9.4.6 Port C – Functionality and Structure ........................................................................................66
9.4.7 Port D – Functionality and Structure ........................................................................................66
9.5 Power Management..............................................................................................................................70
9.5.1 Automatic Power Down (APD) Unit and Power Down Mode .....................................................70
9.5.2 Other Power Saving Options......................................................................................................74
9.5.3 Reset Input.................................................................................................................................75
3.0
4.0
5.0
6.0
7.0
8.0
9.0
相關(guān)PDF資料
PDF描述
(Z)PSD813F3 Flash In System Programmable Mirocomputer Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位閃速存儲(chǔ)器,16K位SRAM)
(Z)PSD813F2(中文) Flash In System Programmable Mirocomputer Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位和256K位閃速存儲(chǔ)器,16K位SRAM)
(Z)PSD813F3R(中文) Multi-Chip-Module to Monolithic Flash PSD(閃速,在系統(tǒng)可編程微控制器外圍器件,0M位閃速存儲(chǔ)器,無(wú)SRAM)
(Z)PSD813F2 Flash In System Programmable Mirocomputer Peripherals(閃速,在系統(tǒng)可編程微控制器外圍器件,1M位和256K位閃速存儲(chǔ)器,16K位SRAM)
(Z)PSD813F3R Multi-Chip-Module to Monolithic Flash PSD(閃速,在系統(tǒng)可編程微控制器外圍器件,0M位閃速存儲(chǔ)器,無(wú)SRAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
ZPSD813F1-12JI 制造商:WSI 功能描述:
ZPSD813F1-15J 制造商:WSI 功能描述:
ZPSD813F1-15U 制造商:WSI 功能描述:
ZPSD813F1-15UI 制造商:WSI 功能描述:
ZPSD813F1-90U 制造商:WSI 功能描述: