
CHAPTER 8 TIMER
458
Preliminary User’s Manual S14767EJ1V0UM00
8.3 Timer Registers
8.3.1 Timer Mode Register (TMMR) (B0H, R/W)
The Timer Mode Register “TMMR” is read-write and word aligned 32bit register. TMMR is used to control the timer.
TMMR is initialized to 0 at reset and contains the following fields:
Bits
Field
Description
0
TM0EN
Timer CH0 enable:
1 = Enable, starts the timer
(Automatically reloads the original timer value and starts if timer had expired)
0 = Disable, stops the timer
7:1
Reserved
Hardwired to 0.
8
TM1EN
Timer CH1 enable:
1 = Enable, starts the timer
(Automatically reloads the original timer value and starts if timer had expired)
0 = Disable, stops the timer
31:9
Reserved
Hardwired to 0.
8.3.2 Timer CH0 Count Set Register (TM0CSR) (B4H, R/W)
The Timer CH0 Count Set Register “TM0CSR” is read-write and word aligned 32bit register. CPU (V
R
4120A) loads
a value in it and the counter starts counting down from the (TM0CSR –1) value, when it reaches 0000_0000H, it
generates an interrupt to the CPU via Interrupt Status Register “ISR” if the TM0IS in ISR is not masked by TM0IM in
IMR. TM0CSR is initialized to 0 at reset and contains the following fields:
Bits
Field
Description
31:0
TM0SET
Initial and Reload Value for Timer CH0
8.3.3 Timer CH1 Count Set Register (TM1CSR) (B8H, R/W)
The Timer CH1 Count Set Register “TM1CSR” is read-write and word aligned 32bit register. CPU (V
R
4120A) loads
a value in it and the counter starts counting down from the (TM1CSR –1) value, when it reaches 0000_0000H, it
generates an interrupt to the CPU via Interrupt Status Register “ISR” if the TM1IS in ISR is not masked by TM1IM in
IMR. TM1CSR is initialized to 0 at reset and contains the following fields:
Bits
Field
Description
31:0
TM1SET
Initial and Reload Value for Timer CH1
8.3.4 Timer CH0 Current Count Register (TM0CCR) (BCH, R)
The Timer CH0 Current Count Register “TM0CCR” is read-only and word aligned 32bit register. CPU (V
R
4120A)
can read its value to get timer CH0 current count. TM0CSR is initialized to FFFF_FFFFH at reset and contains the
following fields:
Bits
Field
Description
31:0
TM0CNT
Timer CH0 Current Count Value