
CHAPTER 3 SYSTEM CONTROLLER
Preliminary User’s Manual S14767EJ1V0UM00
255
RAS_B
SDCAS_B
SMA[13:0]
SMD[31:0]
1M x 16
SDRAM
μ
PD4516161
A[11:0]
DQ[15:0]
RAS_B
CS_B
μ
PD98501
(Syste
m
Controller)
μ
PD98501
(Syste
m
Controller)
μ
PD98501
(Syste
m
Controller)
μ
PD98501
(Syste
m
Controller)
SDCAS_B
SDRAS_B
SDWE_B
SDCLK[1:0]
SDCKE[1:0
SDQM[2][0]
SDQM[3][1]
SDCS_B
CAS_B
LDQM
UDQM
CLK
WE_B
SMD[31:16]
SMD[15:0]
SDRAM Configuration
2M x 32
SDRAM
μ
PD4564323
4M
B
16M
B
8MB
CKE
]
SMA[11:0]
32M
B
8M x 16
SDRAM
μ
PD45128163
SDCLK[0]
SDCKE[0]
SDQM[0]
SDQM[1]
SDCLK[1]
SDCKE[1]
SDQM[2]
SDQM[3]
SMA[11:0]
1M x 16
SDRAM
μ
PD4516161
A[11:0]
DQ[15:0]
RAS_B
CS_B
CAS_B
LDQM
UDQM
CLK
WE_B
CKE
SMA[13:0]
SMD[31:0]
A[10:0]
DQ[15:0]
RAS_B
CS_B
SDRAS_B
SDWE_B
SDCLK[1:0]
SDCKE[1:0
SDQM[3:0]
SDCS_B
CAS_B
DQM[3:0
]
CLK
WE_B
SMD[15:0]
CKE
]
SMA[10:0]
SDCLK[0]
SDCKE[0]
SDQM[3:0]
4M x 16
SDRAM
μ
PD4564163
SMA[13:0]
SMD[31:0]
A[13:0]
DQ[15:0]
RAS_B
CS_B
SDCAS_B
SDRAS_B
SDCS_B
SDWE_B
SDCLK[1:0]
SDCKE[1:0
SDQM[0][2]
CAS_B
LDQM
UDQM
CLK
WE_B
SMD[31:16]
SMD[15:0]
CKE
]
SMA[13:0]
SDCLK[0]
SDCKE[0]
SDQM[0]
SDQM[1]
SDCLK[1]
SDCKE[1]
SDQM[2]
SDQM[3]
SMA[13:0]
A[13:0]
DQ[15:0]
RAS_B
CS_B
CAS_B
LDQM
UDQM
CLK
WE_B
CKE
4M x 16
SDRAM
μ
PD4564163
SMA[13:0]
SMD[31:0]
A[13:0]
DQ[15:0]
CS_B
SDCAS_B
SDRAS_B
SDWE_B
SDCLK[1:0]
SDCKE[1:0
SDQM[0][2]
SDQM[1][3]
SDCS_B
CAS_B
LDQM
UDQM
CLK
WE_B
SMD[31:16]
SMD[15:0]
CKE
]
SMA[13:0]
SDCLK[0]
SDCKE[0]
SDQM[0]
SDQM[1]
SDCLK[1]
SDCKE[1]
SDQM[2]
SDQM[3]
SMA[13:0]
A[13:0]
DQ[15:0]
RAS_B
CS_B
CAS_B
LDQM
UDQM
CLK
WE_B
CKE
8M x 16
SDRAM
μ
PD45128163
SDQM[1][3]
BA[1:0]
SMA[12:11]