參數(shù)資料
型號: XRT86VL3X
廠商: Exar Corporation
元件分類: 通信及網(wǎng)絡(luò)
英文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述: Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù): 7/149頁
文件大?。?/td> 1274K
代理商: XRT86VL3X
XRT86VL3X
IV
REV. 1.2.0
T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
LIST OF FIGURES
Figure 1.: XRT86VL3x N-Channel DS1 (T1/E1/J1) Framer/LIU Combo ........................................................................... 1
Figure 2.: LIU Transmit Connection Diagram Using Internal Termination ......................................................................... 4
Figure 3.: LIU Receive Connection Diagram Using Internal Termination ......................................................................... 4
Figure 4.: Simplified Block Diagram of the Transmit Interface for 1:1 and 1+1 Redundancy ............................................ 5
Figure 5.: Simplified Block Diagram of the Receive Interface for 1:1 and 1+1 Redundancy ............................................. 6
Figure 6.: Simplified Block Diagram of a Non-Intrusive Monitoring Application ................................................................. 7
Figure 7.: Transmit T1/E1 Serial PCM Interface ................................................................................................................ 8
Figure 8.: Receive T1/E1 Serial PCM Interface ................................................................................................................. 8
Figure 9.: T1 Fractional Interface ....................................................................................................................................... 9
Figure 10.: T1/E1 Time Slot Substitution and Control ..................................................................................................... 10
Figure 11.: Robbed Bit Signaling / CAS Signaling ........................................................................................................... 11
Figure 12.: ESF / CAS External Signaling Bus ................................................................................................................ 11
Figure 13.: SF / SLC-96 or 4-code Signaling in ESF / CAS External Signaling Bus ....................................................... 12
Figure 14.: T1/E1 Overhead Interface ............................................................................................................................. 12
Figure 15.: T1 External Overhead Datalink Bus .............................................................................................................. 13
Figure 16.: E1 Overhead External Datalink Bus .............................................................................................................. 13
Figure 17.: Simplified Block Diagram of the Framer Bypass Mode ................................................................................. 14
Figure 18.: T1 High-Speed Non-Multiplexed Interface .................................................................................................... 15
Figure 19.: E1 High-Speed Non-Multiplexed Interface .................................................................................................... 15
Figure 20.: Transmit High-Speed Bit Multiplexed Block Diagram .................................................................................... 16
Figure 21.: Receive High-Speed Bit Multiplexed Block Diagram ..................................................................................... 16
Figure 22.: Simplified Block Diagram of Local Analog Loopback .................................................................................... 17
Figure 23.: Simplified Block Diagram of Remote Loopback ............................................................................................ 17
Figure 24.: Simplified Block Diagram of Digital Loopback ............................................................................................... 18
Figure 25.: Simplified Block Diagram of Dual Loopback .................................................................................................. 18
Figure 26.: Simplified Block Diagram of the Framer Remote Line Loopback .................................................................. 19
Figure 27.: Simplified Block Diagram of the Framer Local Loopback .............................................................................. 19
Figure 28.: HDLC Controllers .......................................................................................................................................... 20
Figure 29.: LAPD Frame Structure .................................................................................................................................. 23
Figure 30.: Block Diagram of the DS1 Transmit Overhead Input Interface of the XRT86VL3x ....................................... 29
Figure 31.: DS1 Transmit Overhead Input Interface Timing in ESF Framing Format mode ............................................ 31
Figure 32.: DS1 Transmit Overhead Input Timing in N or SLC96 Framing Format Mode ............................................ 32
Figure 33.: DS1 Transmit Overhead Input Interface module in T1DM Framing Format mode ........................................ 32
Figure 34.: Block Diagram of the DS1 Receive Overhead Output Interface of XRT86VL3x ...........................................33
Figure 35.: DS1 Receive Overhead Output Interface module in ESF framing format mode ...........................................35
Figure 36.: DS1 Receive Overhead Output Interface Timing in N or SLC96 Framing Format mode ........................... 36
Figure 37.: DS1 Receive Overhead Output Interface Timing in T1DM Framing Format mode ....................................... 37
Figure 38.: Block Diagram of the E1 Transmit Overhead Input Interface of XRT86VL3x ................................................ 38
Figure 39.: E1 Transmit Overhead Input Interface Timing ............................................................................................... 40
Figure 40.: Block Diagram of the E1 Receive Overhead Output Interface of XRT86VL3x .............................................. 41
Figure 41.: E1 Receive Overhead Output Interface Timing ............................................................................................. 42
Figure 42.: TAOS (Transmit All Ones) ............................................................................................................................. 43
Figure 43.: Simplified Block Diagram of the ATAOS Function ......................................................................................... 43
Figure 44.: Network Loop Up Code Generation .............................................................................................................. 44
Figure 45.: Network Loop Down Code Generation .......................................................................................................... 44
Figure 46.: Long Haul Line Build Out with -7.5dB Attenuation ........................................................................................ 45
Figure 47.: Long Haul Line Build Out with -15dB Attenuation ......................................................................................... 45
Figure 48.: Long Haul Line Build Out with -22.5dB Attenuation ...................................................................................... 46
Figure 49.: Arbitrary Pulse Segment Assignment ............................................................................................................ 47
Figure 50.: Typical Connection Diagram Using Internal Termination .............................................................................. 48
Figure 51.: Typical Connection Diagram Using Internal Termination ............................................................................. 49
Figure 52.: Simplified Block Diagram of the Equalizer and Peak Detector ...................................................................... 50
Figure 53.: Simplified Block Diagram of the Cable Loss Indicator ................................................................................... 50
Figure 54.: Test Configuration for Measuring Receive Sensitivity ................................................................................... 51
Figure 55.: Process Block for Automatic Loop Code Detection ....................................................................................... 52
Figure 56.: Simplified Block Diagram of the RxMUTE Function ...................................................................................... 53
Figure 57.: Interfacing the Transmit Path to local terminal equipment ............................................................................ 54
Figure 59.: Waveforms for connecting the Transmit Payload Data Input Interface Block to local Terminal Equipment .. 55
相關(guān)PDF資料
PDF描述
XRT91L30_0611 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L306 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30IQ STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L31 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
XRT86VL3X_07 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_0710 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VX38 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
XRT86VX38_09 制造商:EXAR 制造商全稱:EXAR 功能描述:8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
XRT86VX38_0906 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION