參數(shù)資料
型號： XRT86VL3X
廠商： Exar Corporation
元件分類： 通信及網(wǎng)絡
英文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
中文描述： Ultraframer DS3/E3/DS2/E2/DS1/E1/DS0
文件頁數(shù)： 36/149頁
文件大小： 1274K
代理商： XRT86VL3X
XRT86VL3X
29
T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
REV. 1.2.0
3.0
OVERHEAD INTERFACE BLOCK
The XRT86VL3x has the ability to extract or insert DS1 data link information from or into the following:
Facility Data Link (FDL) bits in ESF framing format mode
Signaling Framing (Fs) bits in SLC96 and N framing format mode
Remote Signaling (R) bits in T1DM framing format mode
The source and destination of these inserted and extracted data link bits would be from either the internal
HDLC Controller or the external device accessible through DS1 Overhead Interface Block. The operation of
the Transmit Overhead Input Interface Block and the Receive Overhead Output Interface Block will be
discussed separately.
3.1
DS1 Transmit Overhead Input Interface Block
3.1.1
Description of the DS1 Transmit Overhead Input Interface Block
The DS1 Transmit Overhead Input Interface Block will allow an external device to be the provider of the Facility
Data Link (FDL) bits in ESF framing format mode, Signaling Framing (Fs) bits in the SLC96 and N framing
format mode and Remote Signaling (R) bit in T1DM framing format mode. This interface provides interface
signals and required interface timing to shift in proper data link information at proper time.
The Transmit Overhead Input Interface for a given Framer consists of two signals.
TxOHClk_n: The Transmit Overhead Input Interface Clock Output signal
TxOH_n: The Transmit Overhead Input Interface Input signal.
The Transmit Overhead Input Interface Clock Output pin (TxOHCLK_n) generates a rising clock edge for each
data link bit position according to configuration of the framer. The Data Link equipment interfaced to the
Transmit Overhead Input Interface block should update the data link bits on the TxOH_n line upon detection of
the rising edge of TxOHClk_n. The Transmit Overhead Input Interface block will sample and latch the data link
bits on the TxOH_n line on the falling edge of TxOHClk_n. The data link bits will be included and transmitted
via the outgoing DS1 frames.
The figure below shows block diagram of the DS1 Transmit Overhead Input Interface of XRT86VL3x.
3.1.2
Configure the DS1 Transmit Overhead Input Interface module as source of the Facility Data
Link (FDL) bits in ESF framing format mode
The FDL bits in ESF framing format mode can be inserted from:
DS1 Transmit Overhead Input Interface Block
DS1 Transmit HDLC Controller
DS1 Transmit Serial Input Interface.
F
IGURE
30. B
LOCK
D
IAGRAM
OF
THE
DS1 T
RANSMIT
O
VERHEAD
I
NPUT
I
NTERFACE
OF
THE
XRT86VL3
X
Transmit
Overhead Input
Interface
TxOH_n
TxOHClk_n
To Transmit
Framer Block
相關PDF資料
PDF描述
XRT91L30_0611 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L306 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30IQ STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L30 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
XRT91L31 STS-12/STM-4 OR STS-3/STM-1 SONET/SDH TRANSCEIVER
相關代理商/技術參數(shù)
參數(shù)描述
XRT86VL3X_07 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VL3X_0710 制造商:EXAR 制造商全稱:EXAR 功能描述:T1/E1/J1 FRAMER/LIU COMBO - ARCHITECTURE DESCRIPTION
XRT86VX38 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
XRT86VX38_09 制造商:EXAR 制造商全稱:EXAR 功能描述:8-CHANNEL T1/E1/J1 FRAMER/LIU COMBO - T1 REGISTER DESCRIPTION
XRT86VX38_0906 制造商:EXAR 制造商全稱:EXAR 功能描述:OCTAL T1/E1/J1 FRAMER/LIU COMBO - HARDWARE DESCRIPTION
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*