
Spartan-3 FPGA Family: DC and Switching Characteristics
20
www.xilinx.com
DS099-3 (v1.5) December 17, 2004
Advance Product Specification
R
LVCMOS33
Slow
2 mA
6.38
7.34
ns
4 mA
4.83
5.55
ns
6 mA
4.01
4.61
ns
8 mA
3.92
4.51
ns
12 mA
2.91
3.35
ns
16 mA
2.81
3.23
ns
24 mA
2.49
2.86
ns
Fast
2 mA
3.86
4.44
ns
4 mA
1.87
2.15
ns
6 mA
0.62
0.71
ns
8 mA
0.61
0.70
ns
12 mA
0.16
0.19
ns
16 mA
0.14
0.16
ns
24 mA
0.06
0.07
ns
LVDCI_33
0.28
0.32
ns
LVDCI_DV2_33
0.26
0.30
ns
LVTTL
Slow
2 mA
7.27
8.36
ns
4 mA
4.94
5.69
ns
6 mA
3.98
4.58
ns
8 mA
3.98
4.58
ns
12 mA
2.97
3.42
ns
16 mA
2.84
3.26
ns
24 mA
2.65
3.04
ns
Fast
2 mA
4.32
4.97
ns
4 mA
1.87
2.15
ns
6 mA
1.27
1.47
ns
8 mA
1.19
1.37
ns
12 mA
0.42
0.48
ns
16 mA
0.27
0.32
ns
24 mA
0.16
0.18
ns
Table 20:
Output Timing Adjustments for IOB
(Continued)
Convert Output Time from
LVCMOS25 with 12mA Drive and
Fast Slew Rate to the Following
Signal Standard
Add the
Adjustment
Below
Units
Speed Grade
-5
-4
PCI33_3
0.74
0.85
ns
PCI66_3
0.71
0.82
ns
SSTL18_I
0.07
0.07
ns
SSTL18_I_DCI
0.22
0.25
ns
SSTL2_I
0.23
0.26
ns
SSTL2_I_DCI
0.19
0.22
ns
SSTL2_II
0.13
0.15
ns
SSTL2_II_DCI
0.10
0.11
ns
Differential Standards
LDT_25 (ULVDS_25)
–0.06
–0.05
ns
LVDS_25
–0.09
–0.07
ns
BLVDS_25
0.02
0.04
ns
LVDSEXT_25
–0.15
–0.13
ns
LVPECL_25
0.16
0.18
ns
RSDS_25
0.05
0.06
ns
Notes:
1.
The numbers in this table are tested using the methodology
presented in
Table 21
and are based on the operating
conditions set forth in
Table 5
,
Table 8
, and
Table 10
.
These adjustments are used to convert output- and
three-state-path times originally specified for the LVCMOS25
standard with 12 mA drive and Fast slew rate to times that
correspond to other signal standards. Do not adjust times
that measure when outputs go into a high-impedance state.
2.
Table 20:
Output Timing Adjustments for IOB
(Continued)
Convert Output Time from
LVCMOS25 with 12mA Drive and
Fast Slew Rate to the Following
Signal Standard
Add the
Adjustment
Below
Units
Speed Grade
-5
-4