參數(shù)資料
型號: W972GG8JB-25
廠商: WINBOND ELECTRONICS CORP
元件分類: DRAM
英文描述: 256M X 8 DDR DRAM, 0.4 ns, PBGA60
封裝: 11 X 11.50 MM, ROHS COMPLIANT, WBGA-60
文件頁數(shù): 36/86頁
文件大?。?/td> 1466K
代理商: W972GG8JB-25
W972GG8JB
Publication Release Date: Feb. 18, 2011
- 41 -
Revision A02
IDD4R
Operating Burst Read Current
All banks open, Continuous burst reads, IOUT = 0 mA;
BL = 4, CL = CL(IDD), AL = 0;
tCK = tCK(IDD); tRAS = tRASmax(IDD), tRP = tRP(IDD);
CKE is HIGH,
CS is HIGH between valid commands;
Address inputs are SWITCHING;
Data Bus inputs are SWITCHING.
165
135
120
mA
1,2,3,4,5,
6
IDD4W
Operating Burst Write Current
All banks open, Continuous burst writes;
BL = 4, CL = CL(IDD), AL = 0;
tCK = tCK(IDD); tRAS = tRASmax(IDD), tRP = tRP(IDD);
CKE is HIGH,
CS is HIGH between valid commands;
Address inputs are SWITCHING;
Data Bus inputs are SWITCHING.
145
120
110
mA
1,2,3,4,5,
6
IDD5B
Burst Refresh Current
tCK = tCK(IDD);
Refresh command every tRFC = tRFC(IDD) interval;
CKE is HIGH,
CS is HIGH between valid commands;
Other control and address inputs are SWITCHING;
Data bus inputs are SWITCHING.
175
160
150
mA
1,2,3,4,5,
6
IDD5D
Distributed Refresh Current
tCK = tCK(IDD);
Refresh command every tREFI =
7.8 μS interval;
CKE is LOW,
CS is HIGH between valid commands;
Other control and address inputs are SWITCHING;
Data bus inputs are SWITCHING.
16
mA
1,2,3,4,5,
6
IDD6
Self Refresh Current
CKE
0.2 V, external clock off, CLK and CLK at 0 V;
Other control and address inputs are FLOATING;
Data bus inputs are FLOATING. (TCASE
85°C)
12
mA
1,2,3,4,5,
6,7
IDD7
Operating Bank Interleave Read Current
All bank interleaving reads, IOUT = 0mA;
BL = 4, CL = CL(IDD), AL = tRCD(IDD) - 1 x tCK(IDD);
tCK = tCK(IDD), tRC = tRC(IDD), tRRD = tRRD(IDD), tRCD
= tRCD(IDD);
CKE is HIGH,
CS is HIGH between valid commands;
Address bus inputs are STABLE during deselects;
Data Bus inputs are SWITCHING.
220
200
180
mA
1,2,3,4,5,
6
Notes:
1. VDD = 1.8 V
0.1V; VDDQ = 1.8 V 0.1V.
2. IDD specifications are tested after the device is properly initialized.
3. Input slew rate is specified by AC Parametric Test Condition.
4. IDD parameters are specified with ODT disabled.
5. Data Bus consists of DQ, DM, DQS, DQS , RDQS, RDQS .
6. Definitions for IDD
LOW = Vin
VIL (ac) (max)
HIGH = Vin
VIH (ac) (min)
STABLE = inputs stable at a HIGH or LOW level
FLOATING = inputs at VREF = VDDQ/2
SWITCHING = inputs changing between HIGH and LOW every other clock cycle (once per two clocks) for address and
control signals, and inputs changing between HIGH and LOW every other data transfer (once per clock)
for DQ signals not including masks or strobes.
7. The following IDD values must be derated (IDD limits increase), when TCASE
85°C IDD2P must be derated by 20 %;
IDD3P(slow) must be derated by 30 % and IDD6 must be derated by 80 %. (IDD6 will increase by this amount if TCASE < 85°C
and the 2X refresh option is still enabled)
相關(guān)PDF資料
PDF描述
WF512K32-150CJC 512K X 32 FLASH 5V PROM MODULE, 150 ns, CQCC68
W73B586A-09L 32K X 18 CACHE SRAM, 9 ns, PQCC52
WS512K32-100G4TM 2M X 8 MULTI DEVICE SRAM MODULE, 100 ns, CQFP68
WS512K32-35G4M 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68
WS512K32-35G4Q 2M X 8 MULTI DEVICE SRAM MODULE, 35 ns, CQFP68
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W972GG8JB-25I 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 2.5NS 80WBGA
W972GG8JB-3 制造商:Winbond Electronics Corp 功能描述:DRAM Chip DDR2 SDRAM 2G-Bit 256Mx8 1.8V 60-Pin WBGA 制造商:Winbond Electronics Corp 功能描述:IC DDR2 SDRAM 2GBIT 3NS
W9751G6IB-25 功能描述:IC DDR2-800 SDRAM 512MB 84-WBGA RoHS:是 類別:集成電路 (IC) >> 存儲器 系列:- 標準包裝:1,000 系列:- 格式 - 存儲器:EEPROMs - 串行 存儲器類型:EEPROM 存儲容量:4K (512 x 8) 速度:400kHz 接口:I²C,2 線串口 電源電壓:2.7 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 封裝/外殼:8-SOIC(0.173",4.40mm 寬) 供應商設(shè)備封裝:8-MFP 包裝:帶卷 (TR)
W9751G6JB 制造商:WINBOND 制造商全稱:Winbond 功能描述:8M ? 4 BANKS ? 16 BIT DDR2 SDRAM
W9751G6JB-25 制造商:Winbond Electronics Corp 功能描述:512GB DDRII