參數(shù)資料
型號: W25Q80BWZPIP
廠商: WINBOND ELECTRONICS CORP
元件分類: PROM
英文描述: 8M X 1 SPI BUS SERIAL EEPROM, PDSO8
封裝: 6 X 5 MM, GREEN , PLASTIC, WSON-8
文件頁數(shù): 31/71頁
文件大?。?/td> 0K
代理商: W25Q80BWZPIP
W25Q80BW
Publication Release Date: January 26, 2011
- 37 -
Preliminary - Revision A
8.2.19 Continuous Read Mode Bits (M7-0)
The “Continuous Read Mode” bits are used in conjunction with “Fast Read Dual I/O”, “Fast Read Quad
I/O”, “Word Read Quad I/O” and “Octal Word Read Quad I/O” instructions to provide the highest random
Flash memory access rate with minimum SPI instruction overhead, thus allow true XIP (execute in place)
to be performed on serial flash devices.
M7-0 need to be set by the Dual/Quad I/O Read instructions. M5-4 are used to control whether the 8-bit
SPI instruction code (BBh, EBh, E7h or E3h) is needed or not for the next command. When M5-4 = (1,0),
the next command will be treated same as the current Dual/Quad I/O Read command without needing
the 8-bit instruction code; when M5-4 do not equal to (1,0), the device returns to normal SPI mode, all
commands can be accepted. M7-6 and M3-0 are reserved bits for future use, either 0 or 1 values can be
used.
8.2.20 Continuous Read Mode Reset (FFh or FFFFh)
Continuous Read Mode Reset instruction can be used to set M4 = 1, thus the device will release the
Continuous Read Mode and return to normal SPI operation, as shown in figure 18.
/CS
Mode Bit Reset
for Dual I/O
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Mode 3
Mode 0
Mode Bit Reset
for Quad I/O
FFh
Don’t Care
IO
3
CLK
IO
0
IO
1
IO
2
/CS
Mode Bit Reset
for Dual I/O
Mode 3
Mode 0
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
Mode 3
Mode 0
Mode Bit Reset
for Quad I/O
FFh
Don’t Care
IO
3
CLK
IO
0
IO
1
IO
2
Figure 18. Continuous Read Mode Reset for Fast Read Dual/Quad I/O
Since W25Q80BW does not have a hardware Reset pin, so if the controller resets while W25Q80BW is
set to Continuous Mode Read, the W25Q80BW will not recognize any initial standard SPI instructions
from the controller. To address this possibility, it is recommended to issue a Continuous Read Mode
Reset instruction as the first instruction after a system Reset. Doing so will release the device from the
Continuous Read Mode and allow Standard SPI instructions to be recognized.
To reset “Continuous Read Mode” during Quad I/O operation, only eight clocks are needed. The
instruction is “FFh”. To reset “Continuous Read Mode” during Dual I/O operation, sixteen clocks are
needed to shift in instruction “FFFFh”.
相關(guān)PDF資料
PDF描述
W25Q80VZPI 1M X 8 SPI BUS SERIAL EEPROM, DSO8
W26B041H70LI 256K X 16 STANDARD SRAM, 70 ns, PDSO44
W26B04B-70LE 256K X 16 STANDARD SRAM, 70 ns, PBGA48
W29L102Q-20B 64K X 16 FLASH 3.3V PROM, 200 ns, PDSO40
W33D2011 LIQUID CRYSTAL DISPLAY DRIVER, PQFP64
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
W25S243A 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12 制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10 制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.