123,123,123

您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄68746 > W25Q80BWZPIP (WINBOND ELECTRONICS CORP) 8M X 1 SPI BUS SERIAL EEPROM, PDSO8 PDF資料下載

參數(shù)資料

W25Q80BW

- 28 -

8.2.14 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O (BBh) instruction allows for improved random access while maintaining two IO

pins, IO0 and IO1. It is similar to the Fast Read Dual Output (3Bh) instruction but with the capability to

input the Address bits (A23-0) two bits per clock. This reduced instruction overhead may allow for code

execution (XIP) directly from the Dual SPI in some applications.

Fast Read Dual I/O with “Continuous Read Mode”

The Fast Read Dual I/O instruction can further reduce instruction overhead through setting the

“Continuous Read Mode” bits (M7-0) after the input Address bits (A23-0), as shown in figure 13a. The

upper nibble of the (M7-4) controls the length of the next Fast Read Dual I/O instruction through the

inclusion or exclusion of the first byte instruction code. The lower nibble bits of the (M3-0) are don’t care

(“x”). However, the IO pins should be high-impedance prior to the falling edge of the first data out clock.

If the “Continuous Read Mode” bits M5-4 = (1,0), then the next Fast Read Dual I/O instruction (after /CS

is raised and then lowered) does not require the BBh instruction code, as shown in figure 13b. This

reduces the instruction sequence by eight clocks and allows the Read address to be immediately entered

after /CS is asserted low. If the “Continuous Read Mode” bits M5-4 do not equal to (1,0), the next

instruction (after /CS is raised and then lowered) requires the first byte instruction code, thus returning to

normal operation. A “Continuous Read Mode” Reset instruction can also be used to reset (M7-0) before

issuing normal instructions (See 8.2.20 for detail descriptions).

Figure 13a. Fast Read Dual I/O Instruction Sequence (Initial instruction or previous M5-4

≠ 10)

相關(guān)PDF資料	PDF描述
W25Q80VZPI	1M X 8 SPI BUS SERIAL EEPROM, DSO8
W26B041H70LI	256K X 16 STANDARD SRAM, 70 ns, PDSO44
W26B04B-70LE	256K X 16 STANDARD SRAM, 70 ns, PBGA48
W29L102Q-20B	64K X 16 FLASH 3.3V PROM, 200 ns, PDSO40
W33D2011	LIQUID CRYSTAL DISPLAY DRIVER, PQFP64

相關(guān)代理商/技術(shù)參數(shù)	參數(shù)描述
W25S243A	制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243A-12	制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AD-12	制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25S243AF-12	制造商:WINBOND 制造商全稱:Winbond 功能描述:64K X 64 BURST PIPELINED HIGH-SPEED CMOS STATIC RAM
W25X10	制造商:WINBOND 制造商全稱:Winbond 功能描述:The W25X10 (1M-bit), W25X20 (2M-bit), W25X40 (4M-bit) and W25X80 (8M-bit) Serial Flash memories provide a storage solution for systems with limited space, pins and power.

發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

*型號(hào)	*數(shù)量	廠商	批號(hào)	封裝

添加更多采購(gòu)