- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄361728 > VES1820X (NXP SEMICONDUCTORS) Single chip DVB-C channel receiver(單片DVB-C頻道接收器) PDF資料下載
參數(shù)資料
| 型號(hào)： | VES1820X |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 消費(fèi)家電 |
| 英文描述： | Single chip DVB-C channel receiver(單片DVB-C頻道接收器) |
| 中文描述： | SPECIALTY CONSUMER CIRCUIT, PQFP100 |
| 封裝： | MQFP-100 |
| 文件頁數(shù)： | 5/40頁 |
| 文件大?。?/td> | 182K |
| 代理商： | VES1820X |
第1頁第2頁第3頁第4頁當(dāng)前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
1999 March 01
5
Philips Semiconductors
Product specification
Single chip DVB-C channel receiver
VES1820X
FUNCTIONAL DESCRIPTION
ADC
The VES1820X implements a 9-bit analog to digital converter. No external voltage references are required to use
the ADC.
PLL
The VES1820X implements a PLL used as clock multiplier by 1, 2, 3, 4, 5, 6, 7 or 8, so that the crystal can be
low frequency (fundamental tone).
DOWN CONVERTER AND NYQUIST FILTERS
The digital down converter performs the down conversion of the bandpass input signal into the 2 classical
quadrature I & Q channels. Then these two signals are passed through anti-alias filters and through a half
Nyquist filter having a fixed roll-off of 0.15. The digital filter gives a stop band attenuation of more than 40 dB.
EQUALIZER
After Nyquist filtering, the signal is fed to an equalization filter, for echo cancellation. This equalizer can be
configured as either a transversal Equalizer or a decision feedback equalizer. The following table shows some
echos configuration that the VES1820X corrects with an equivalent degradation of less than 1dB @ BER = 10
-4
.
DELAY
(nS)
50
150
and
800
1600
AMPLITUDE
(dB)
-10
-12
and
-20
-20
PHASE
worst
worst
worst
CARRIER RECOVERY
The carrier synchronizer implements a fully digital algorithm allowing to recover carrier frequency offsets up to
± 8 % symbol rate. A phase error detector followed by a programmable second order loop filter provides an
estimation of the carrier phase, to
compensate the input carrier frequency offset.
CLOCK RECOVERY
A timing error detector implements an application of Gardner algorithm for digital clock recovery.
The resulting error is fed to a programmable second order loop filter, which provides a 8-bit command to the
NCO block. This one allows to determine the right sampling time instant of the input signal.
AUTOMATIC GAIN CONTROL
An estimation of input signal magnitude is performed and compared to a threshold value which is programmable
via the microcontroller interface. The resulting error is then filtered to produce an 10-bit command which is then
PWM encoded and provided on pin VAGC. The PWM signal can be passed through a single RC filter to control
the input gain amplifier.
OUTPUT INTERFACE
After carrier recovery, the demodulated output symbol must be decoded according to the constellation diagram
given by DVB standard for 16, 32, 64, 128 and 256 QAM. The resulting symbols are then differentially decoded
(DVB compliant) and serially provided to the FEC part.
BLOCK SYNCHRONIZATION
At demodulator output, the length of some error bursts may exceed that which can be reliably corrected by the
Reed-Solomon decoder. The implemented de-interleaving is a convolutional one (Forney) of depth 12. The first
operation consists in synchronizing the de-interleaver. This is accomplished by detecting
α
consecutive MPEG2
sync words (or
sync
) which are present as the first byte of each packet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VES1848 | MODEM CIRCUIT|MODEM|CMOS|QFP|208PIN|PLASTIC |
| VES1848 | Single Chip DAVIC/DVB-RC Cable Modem(單片DAVIC/DVB-RC電纜調(diào)制解調(diào)器) |
| VES1993 | Single Chip Satellite Channel Receiver(單片衛(wèi)星頻道接收器) |
| VES9600 | Single Chip DVB-T Channel Receiver(單片DVB-T頻道接收器) |
| VESTIGIALSAWS | Vestigial Sideband Filters for Professional Applications |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| VES1848 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:MODEM CIRCUIT|MODEM|CMOS|QFP|208PIN|PLASTIC |
| VES1993 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:SINGLE CHIP SATELLITE CHANNEL RECEIVER |
| VES-220M0JTR-0405 | 功能描述:鋁質(zhì)電解電容器-SMD 6.3 Volts 22uF 20% 4x5.3 RoHS:否 制造商:Vishay/BC Components 電容:2200 uF 容差:20 % 電壓額定值:16 V ESR: 工作溫度范圍:- 55 C to + 150 C 尺寸:16 mm W x 16 mm L x 21 mm H 產(chǎn)品:High Temp Electrolytic Capacitors |
| VES-220M1ATR-0505 | 功能描述:鋁質(zhì)電解電容器-SMD 10 Volts 22uF 20% 5x5.3 RoHS:否 制造商:Vishay/BC Components 電容:2200 uF 容差:20 % 電壓額定值:16 V ESR: 工作溫度范圍:- 55 C to + 150 C 尺寸:16 mm W x 16 mm L x 21 mm H 產(chǎn)品:High Temp Electrolytic Capacitors |
| VES-220M1CTR-0505 | 功能描述:鋁質(zhì)電解電容器-SMD 16 Volts 22uF 20% 5x5.3 RoHS:否 制造商:Vishay/BC Components 電容:2200 uF 容差:20 % 電壓額定值:16 V ESR: 工作溫度范圍:- 55 C to + 150 C 尺寸:16 mm W x 16 mm L x 21 mm H 產(chǎn)品:High Temp Electrolytic Capacitors |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。