參數(shù)資料
型號(hào): TSB42AB4I
廠商: Texas Instruments, Inc.
英文描述: IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
中文描述: 1394消費(fèi)電子產(chǎn)品鏈路層控制器
文件頁(yè)數(shù): 70/183頁(yè)
文件大?。?/td> 798K
代理商: TSB42AB4I
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
55
Table 55. Bit Description for Packet Control Token
BIT NAME
DESCRIPTION
Size
Size of the packet in quadlets
S
This bit is set when the token is attached to a self-ID packet.
P
This bit is set when the token is attached to a PHY packet.
rsv
Reserved
ACK
ACK code from the link receiver (5 bits). ACK code meanings are explained in Table 510.
pad
Number of bytes padded (e.g. data_length = 9
pad = 3)
spd
Speed code of the received packet
The default configuration for ceLynx is receive asynchronous data through buffer 5. The self-ID packets and
PHY configuration packets are received through buffer 6. These configurations can be changed in the
STREAMTYPE bits in the DB(N)CFG0 registers.
The asynchronous receive control bits are located in register RXDP(N)CFG1. These bits are active only
when the associated buffer is configured and enabled for asynchronous receive. Table 56 includes
information on asynchronous receive control. There are four general categories for asynchronous receive
control: nonbroadcast asynchronous, broadcast asynchronous, self-IDs, and PHY packets. Any
combination of control bits can be used for a selected buffer,
except
broadcast and nonbroadcast packets
cannot be received in the same buffer with a fixed configuration.
The receive asynchronous packet is steered to the lowest numbered buffer whose requirements are
satisfied.
Table 56. Asynchronous Receive Control
ASYNCHRONOUS PACKET RECEIVED
If set, then
only
broadcast packets are received by the selected buffer. This includes packets with
3FF destination ID only.
If set, then PHY packets are received by the selected buffer. This control bit can be used in
conjunction with any of the other control bits.
If set, then self-ID packets are received to the selected buffer. This control bit can be used in
conjunction with any of the other control bits.
If set, then all nonbroadcast asynchronous packets addressed to this node are received by the
selected buffer regardless of the 48-bit serial bus address contained in the asynchronous packet
header. This does not include PHY packets, self-ID packets, or broadcast packets.
CONTROL BIT
BROADCAST
RCVPHYPKT
RCVSELFID
RCVALLADDR
INITMEMLO
Destination address: bus, node, 00000, 0000000
If set, then all asynchronous packets addressed to lower half of initial space of IEEE 1394-1995 are
received by the selected buffer. This only includes packets with destination address between (bus,
node, 00000,0000000
bus, node, 7FFFF, FFFFFFF). This does not include PHY packets, self-ID
packets, or broadcast packets.
Destination address: bus, node, 80000, 0000000
If set, then all asynchronous packets addressed to upper half of initial space of IEEE 1394-1995 are
received to the selected buffer. This only includes packets with destination address between (bus,
node, 80000, 0000000
bus, node, FFFFD, FFFFFFF). This does not include PHY packets, self-ID
packets, or broadcast packets.
Destination address: bus, node, FFFFE, 0000000
If set, then all asynchronous packets addressed to private memory space specified by IEEE
1394-1995 are received by the selected buffer. This only includes packets with destination address
between (bus, node, FFFFE, 0000000
bus, node, FFFFE, FFFFFFF).
This does not include PHY
packets, self-ID packets, or broadcast packets.
bus, node, 7FFFF, FFFFFFF
INITMEMHI
bus, node, FFFFD, FFFFFFF
PRIVATE
bus, node, FFFFE, FFFFFFF
相關(guān)PDF資料
PDF描述
TSB42AB4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB43AA82A1 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器)
TSB81BA3I IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER
TSE-0155-32S-P1-3 SINGLE MODE SINGLE FIBER TRANSCEIVER
TSL230 PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB42AB4IPDT 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AB4PDT 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AB4PDTG4 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AB4PGE 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AC3 制造商:TI 制造商全稱:Texas Instruments 功能描述:General purpose link layer ideal for a wide-range of applications