![](http://datasheet.mmic.net.cn/390000/TSB42AA4I_datasheet_16839080/TSB42AA4I_174.png)
677
0x354 0x368 0x37C 0x390 0x3A4 0x3B8 0x3CC 0x3E0
RXDP(N)CFG1 – Receive Data Path Buffer #N Configuration 1
BIT
NAME
TYPE
31:11
RSVD
R0
10
RCVPHYPKT
RW
RESET
0
DEP
FUNCTION
Reserved – A write to this location has no effect. A read returns 0s.
Receive PHY packets enable – Setting this bit to 1 causes PHY
packets
to
be
routed
to
RXDBGCFG1.RCVPHYPKT defaults to 1. This bit defaults to 0 for all
other buffers.
Receive self-ID – When set to 1, the corresponding buffer receives
self-ID
packets
during
the
RXDBGCFG1.RCVSELFID defaults to 1. This bit defaults to 0 for all
other buffers.
Broadcast When set to 1, only asynchronous packets with a
destination ID of 3FFh is received in the associated buffer.
RXDBGCFG1.BROADCAST defaults to 1. This bit defaults to 0 for all
other buffers.
Receive all addresses – When set to 1, the corresponding buffer
receives all asynchronous packets regardless of their destination
address.
the
corresponding
buffer.
9
RCVSELFID
RW
DEP
1394
self-ID
phase.
8
BROADCAST
RW
DEP
7
RCVALLADDR
RW
1
6
INITMEMLO
RW
0
Initial memory low When INITMEMLO is set to 1, the corresponding
buffer only receives asynchronous packets that have destination
addresses within the lower half of the initial memory space, specified in
IEEE-1394-1995 3.3.
This bit is ignored if RcvAllAddr is set or when this buffer is configured
for isochronous receive.
Initial memory Hi When INITMEMHI is set to 1, the corresponding
buffer only receives asynchronous packets that have destination
addresses within the upper half of the initial memory space, specified in
IEEE-1394-1995 3.3.
This bit is ignored if RcvAllAddr is set or when this buffer is configured
for isochronous receive.
Private address offset When PRIVATE is set to 1, the corresponding
buffer only receives asynchronous packets, that have destination
addresses within the private memory space, specified in
IEEE-1394-1995 3.3. This bit is ignored if RcvAllAddr is set or when this
buffer is configured for isochronous receive.
5
INITMEMHI
RW
0
4
PRIVATE
RW
0
3
CSR
RW
0
Configuration and status register When CSR is set to 1, the
corresponding buffer only receives asynchronous packets that have
destination addresses within the CSR architecture space, specified in
IEEE-1394-1995 3.3. This bit is ignored, when RcvAllAddr is set or
when this buffer is configured for isochronous receive.
2
SERBUS
RW
0
Serial bus When SERBUS is set to 1, the corresponding buffer only
receives asynchronous packets that have destination addresses
within the serial bus space, specified in IEEE-1394-1995 3.3. This bit is
ignored if RcvAllAddr is set or when this buffer is configured for
isochronous receive.