- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385949 > TSB42AB4I (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB42AB4I |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費(fèi)電子產(chǎn)品鏈路層控制器 |
| 文件頁(yè)數(shù)： | 26/183頁(yè) |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AB4I |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
31
3 External Interfaces
The ceLynx has four external interfaces; the high-speed data interface (HSDI), the microcontroller interface
(MCIF), the physical-layer interface, and a two-wire serial interface for an external EEPROM. The HSDI and
MCIF each support multiple modes designed for maximum flexibility and ease of use. The physical layer
interface conforms to the IEEE 1394-1995 and 1394.a standards and allows the ceLynx to operate
seamlessly with industry standard 100-, 200-, and 400-Mbps physical-layer devices. This includes the
Texas Instruments family of 400 Mbps PHYS (TSB41LV0X). The two-wire serial interface gives a connection
to EEPROM for easy loading of CFR and CSR information
This section includes the interface, functional operation, and detailed timing information for all modes of
each interface.
3.1
Microcontroller Interface (MCIF)
The ceLynx has a host controller interface that is designed to interface seamlessly with 68000/68020 style
processors. This interface is completely asynchronous. The interface consists of 16 data lines, 9 address
lines, and various control signals. All signals are resynchronized internally to a 50-MHz clock derived from
the SCLK input from the physical layer device. The host controller interface operates seamlessly with
various vendors’ MPEG2 transport chipsets for ease of use.
Both 32-bit and 16-bit transactions are supported on the microcontroller interface. When using 32-bit
accesses the host supplies only one address, then follows with two data phases. The link microcontroller
interface automatically increments the address for the second data phase. For 16-bit access, each
transaction requires a separate address. Each 16-bit access is independent of any other transaction. The
microcontroller interface uses the MCIF_S32 signal to determine if the current access is 32- or 16-bit. The
MCIF_S32 signal state should not change in the middle of an access. It can change in between accesses.
The 16-bit transaction capability allows the host more efficient access since it eliminates the need for the
host to disable interrupts between upper and lower doublet accesses. Disabling interrupts is required if only
full quadlet (32-bit) access is supported for every CFR access.
For a 32-bit read, the upper and lower doublets are time independent. When the first doublet is accessed,
a snapshot of the entire 32-bit register is captured. The second doublet access uses the snapshot value.
The snapshot is not used for 16-bit register access. Each 16-bit access results in the most up-to-date
doublet value.
Note that nonquadlet aligned addressing is not supported. The host controller can only access the upper
half or lower half of any 32-bit CFR. For example, the version ID CFR is located at addresses 0x000 and
0x002. The host is not allowed to perform a 32-bit access starting at address 003h. This would, in effect,
be an attempt to write to addresses 003h and 004h. The 004h is located within a separate CFR. However,
using 16-bit transactions, the user can access either upper or lower half of all 32-bit CFRs independently.
NOTE:
The host interface does not support time stamping or encryption.
For reads of time-sensitive registers (such as CYCLE TIMER), use 32-bit reads
if high accuracy is required. For a 32-bit read, the register value is copied and is
used for both the upper and lower 16-bit reads.
During a 16-bit read operation, the current doublet being addressed returns the
current data value. This may present problems for time-sensitive registers, such
as the CYCLE TIMER. The first 16-bit read returns the upper 16 bits. The second
16-bit read returns the lower 16 bits, but the amount of time between the first and
second reads results in a difference between the upper and lower cycle timer
values.
When ceLynx is programmed to use 32-bit host access, only big endian mode is
supported for all data access through the host.
Status of the MCIF_STRB pin. MCIF_ACK function depends on MCIF_STRB
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
| TSL230 | PROGRAMMABLE LIGHT-TO-FREQUENCY CONVERTERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AB4IPDT | 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AB4PDT | 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AB4PDTG4 | 功能描述:1394 接口集成電路 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AB4PGE | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AC3 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:General purpose link layer ideal for a wide-range of applications |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。