- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA9IPZT (Texas Instruments, Inc.) STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS PDF資料下載
參數(shù)資料
| 型號： | TSB42AA9IPZT |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| 中文描述： | STORAGELYNX 1394鏈路層的ATA控制器/ ATAPI儲存產(chǎn)品 |
| 文件頁數(shù)： | 108/183頁 |
| 文件大?。?/td> | 798K |
| 代理商： | TSB42AA9IPZT |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁當前第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
611
0x014 SYSINT – System Interrupts and Interrupt Enables (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
15
GPIOINT1
RU
0
GPIO interrupt 1 – This bit is set by hardware when any change occurs
on the GPIO pin selected by PINCFG.GPIOINT1S. This interrupt is
cleared by writing 1 to the associated GPIOCFG.GPIO[N]STAT bit.
14
GPIOINT0
RU
0
GPIO interrupt 0 This bit is set by hardware when any change occurs
on the GPIO pin selected by PINCFG.GPIOINT0S. This interrupt is
cleared by writing 1 to the associated GPIOCFG.GPIO[N]STAT bit.
13
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0.
12
MCIFINTR
RU
0
Microcontroller interface interrupt – This bit is set by hardware to
indicate that an assigned interrupt in the MCIFINT register has been
triggered. This bit is cleared when the interrupt is cleared in the
MCIFINT register.
11
RXDPINT1
RU
0
Receive data path interrupt 1 This bit is set by hardware to indicate
that an assigned interrupt in the upper doublet of the RXDPINT register
has been triggered. This bit is cleared when the interrupt is cleared in
the RXDPINT register.
10
RXDPINT0
RU
0
Receive data path interrupt 0 This bit is set by hardware to indicate
that an assigned interrupt in the lower doublet of the RXDPINT register
has been triggered. This bit is cleared when the interrupt is cleared in
the RXDPINT register.
9
TXDPINT1
RU
0
Transmit data path interrupt 1 This bit is set by hardware to indicate
that an assigned interrupt in the upper doublet of the TXDPINT register
has been triggered. This bit is cleared when the interrupt is cleared in
the TXDPINT register.
8
TXDPINT0
RU
0
Transmit data path interrupt 0 This bit is set by hardware to indicate
that an assigned interrupt in the lower doublet of the TXDPINT register
has been triggered. This bit is cleared when the interrupt is cleared in
the TXDPINT register.
7
DBINT3
RU
0
DB interrupt 3 This bit is set by hardware to indicate that an assigned
interrupt in the upper doublet of the DBEINT register has been
triggered. This bit is cleared when the interrupt is cleared in the
DBEINT register.
6
DBINT2
RU
0
DB interrupt 2 This bit is set by hardware to indicate that an assigned
interrupt in the lower doublet of the DBEINT register has been
triggered. This bit is cleared when the interrupt is cleared in the
DBEINT register.
5
DBINT1
RU
0
DB interrupt 1 This bit is set by hardware to indicate that an assigned
interrupt in the upper doublet of the DBINT register has been triggered.
This bit is cleared when the interrupt is cleared in the DBINT register.
4
DBINT0
RU
0
DB interrupt 0 This bit is set by hardware to indicate that an assigned
interrupt in the lower doublet of the DBINT register has been triggered.
This bit is cleared when the interrupt is cleared in the DBINT register.
3
HSDIBINT
RU
0
HSDIB interrupt This bit is set by hardware to indicate that an
assigned interrupt in the HSDIBINT register has been triggered. This
bit is cleared when the interrupt is cleared in the HSDIBINT register.
2
HSDIAINT
RU
0
HSDIA interrupt This bit is set by hardware to indicate that an
assigned interrupt in the HSDIAINT register has been triggered. This
bit is cleared when the interrupt is cleared in the HSDIAINT register.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
| TSB81BA3I | IEEE 1394b THREE-PORT CABLE TRANSCEIVER/ARBITER |
| TSE-0155-32S-P1-3 | SINGLE MODE SINGLE FIBER TRANSCEIVER |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA9PZT | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9PZTR | 制造商:Rochester Electronics LLC 功能描述:- Tape and Reel |
| TSB42AB4 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4I | 制造商:TI 制造商全稱:Texas Instruments 功能描述:IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4IPDT | 功能描述:1394 接口集成電路 1394 Link Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。