- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA4PGE (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號： | TSB42AA4PGE |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費(fèi)電子產(chǎn)品鏈路層控制器 |
| 文件頁數(shù)： | 71/183頁 |
| 文件大小： | 798K |
| 代理商： | TSB42AA4PGE |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁當(dāng)前第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁第140頁第141頁第142頁第143頁第144頁第145頁第146頁第147頁第148頁第149頁第150頁第151頁第152頁第153頁第154頁第155頁第156頁第157頁第158頁第159頁第160頁第161頁第162頁第163頁第164頁第165頁第166頁第167頁第168頁第169頁第170頁第171頁第172頁第173頁第174頁第175頁第176頁第177頁第178頁第179頁第180頁第181頁第182頁第183頁
56
Table 56. Asynchronous Receive Control (Continued)
CONTROL BIT
CSR
ASYNCHRONOUS PACKET RECEIVED
Destination address: bus, node, FFFFF, F000000
If set, then all asynchronous packets addressed to CSR space specified by IEEE 1212.r and
13941995 are received by the selected buffer. This only includes packets with destination address
between (bus, node, FFFFF, 00001FF
bus, node, FFFFF, F0003FF). This does not include PHY
packets, self-ID packets, or broadcast packets.
Destination address: bus, node, FFFFF, F000200
If set, then all asynchronous packets addressed to serial bus space specified by IEEE 1212.r and
13941995 are received by the selected buffer. This only includes packets with destination address
between (bus, node, FFFFF, 0000200
bus, node, FFFFF, F0003FF). This does not include PHY
packets, self-ID packets, or broadcast packets.
Destination address: bus, node, FFFFF, F000400
If set, then all asynchronous packets addressed to configuration ROM space specified by IEEE
13941995 are received by the selected buffer. This only includes packets with destination address
between (bus, node, FFFFF, F000400
bus, node, FFFFF, F0007FF). This does not include PHY
packets, self-ID packets, or broadcast packets.
Destination address: bus, node, FFFFF, F000800
If set, then all asynchronous packets addressed to initial unit space specified by IEEE 13941995
are received by the selected buffer. This only includes packets with destination address between
(bus, node, FFFFF, F000800
bus, node, FFFFF, FFFFFFF). This does not include PHY packets,
self-ID packets, or broadcast packets.
bus, node, FFFFF, F0001FF
SERBUS
bus, node, FFFFF, F0003FF
ROM
bus, node, FFFFF, F0007FF
INITUNIT
bus, node, FFFFF, FFFFFFF
In addition to the asynchronous control bits listed in Table 56, the RXDPB(N)CFG2 and RXDPB(N)CFG3
registers allow the ceLynx to receive packets with selected values of the source ID, header 0 values, or data
length. The application must program the selected value in the RXDPB(N)CFG2 and RXDPB(N)CFG3
registers. For example, to receive only asynchronous packets with source ID 1, the application would
program the SRCIDMSK bits (bits 31:16) to 0xFFFF. A 1 in the SRCIDMSK field indicates that bit is
compared with the SRCIDFLTR value. The SRCIDFLTR bits (bits 15:0) program the compare value. In this
example, the application only wants to receive source ID 1. The setting for bits 15:0 would be 0x0001.
Table 57. Asynchronous Receive Header Strip
ASYNCHRONOUS RECEIVE HEADERS
REGISTERS USED FOR HEADER STRIP
Asynchronous packet control token
RXDPB(N)CFG0.INSERTPKTTOKEN
(Packet control token is included if INSERTPKTTOKEN = 1)
Destination ID/tLabel/retry code/tCode/priority
RXDPB(N)CFG0.STRIPHDR0
Source ID/Destination offset high
RXDPB(N)CFG0.STRIPHDR1
DestinationOffsetLow
RXDPB(N)CFG0.STRIPHDR2
DataLength/ Extended tCode (if block packet)
See Figure 56 for exact header format.
RXDPB(N)CFG0.STRIPHDR3
5.2.1
Quadlet Receive
The quadlet-receive format is shown in Figure 56 and is described in Table 58. The first quadlet contains
the packet-control token that is added by ceLynx. The first 16 bits of the second quadlet contain the
destination node and bus ID, and the remaining 16 bits contain packet information. The first 16 bits of the
third quadlet contain the node and bus ID of the source, and the remaining 16 bits of the third quadlet and
the fourth quadlet contain the 48-bit, quadlet-aligned destination offset address. The last quadlet contains
data that is used by write requests and read responses. For read requests and write responses, the quadlet
data field is omitted.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA9I | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA4PGER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:StorageLynx 1394 Link-Layer Controller for ATA/ATAPI Storage Products |
| TSB42AA9APZT | 功能描述:1394 接口集成電路 Hi Perf 1394a 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AA9APZTG4 | 功能描述:1394 接口集成電路 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。