- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385949 > TSB42AA4PGE (Texas Instruments, Inc.) IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER PDF資料下載
參數(shù)資料
| 型號(hào)： | TSB42AA4PGE |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| 中文描述： | 1394消費(fèi)電子產(chǎn)品鏈路層控制器 |
| 文件頁(yè)數(shù)： | 63/183頁(yè) |
| 文件大小： | 798K |
| 代理商： | TSB42AA4PGE |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)當(dāng)前第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
411
4.5
Isochronous Packet Insertion, Transmit Only
This feature has been included in ceLynx specifically to support modification of the PAT and PMT packets
of the MPEG2 standard ISO/IEC 13818-1.
4.5.1
Functional Overview
ceLynx supports packet insertion into a sparse MPEG2 transport stream. A sparse MPEG2 stream is
defined as a stream that contains gaps between some packets, and the gaps are larger than a single packet.
There are two memory areas dedicated to packet insertion. The insertion buffers are a maximum of 188
bytes in length. These buffers are accessible via the microcontroller interface. Each buffer is dedicated to
one HSDI.
ceLynx supports transmission of two independent MPEG2 transport streams. To minimize the complexity
of the insertion buffer logic, the HSDI must be configured in fixed buffer mode. As a result of these
requirements, no more than one transport stream, either DVB or DirecTV, can be input into each HSDI when
the packet insertion logic is enabled. Supporting packet insertion for two independent MPEG2 transport
steams requires that each HSDI be dedicated to one transport stream.
Both insertion buffers are write accessible via the microprocessor interface. Each insertion buffer has an
address counter. Upon
system reset or power up
the address counter of each buffer is set to 0x0. The
insertion buffers are written as follows:
1.
2.
3.
The microcontroller writes a word to the insertion buffer address.
The data is written directly to the insertion buffer at the address pointed to by the address counter.
The address counter is incremented.
Once
n
words are written to an insertion buffer, the packet is enabled for transport by setting the insertion
buffer enable bit. The setting of the enable bit is performed by software. The packet is inserted into the
stream at the next available packet gap. Once an insertion buffer has its ENABLE bit set, all writes to that
buffer are ignored.
If the number of
n
words is less than the insertion buffer size for a DVB stream, then the AUTOFILL function
can be used. When AUTOFILL is set, the remainder of the packetsize-n words are written to 0xFFFFFFFF.
The packet size for each insertion buffer is determined by DB(N)CFG0.STREAMTYPE.
Once a packet has been enabled for insertion into a transport stream, the hardware inserts the packet in
the next available gap. Packets are inserted in the HSDI as if the data were coming in through the HSDI.
When the HSDI is inactive (i.e., no data is being clocked in and the last packet has been completed) the
would be coming in through the HSDI. An insertion packet does not pass through the PID filter.
If a packet begins to enter the HSDI before the insertion packet has been completely input, the part of the
insertion packet that has been written to the TX buffer is flushed and the pointers are reset. The incoming
packet is accepted. The incoming packet is not delayed in any way. An aborted insertion attempt does not
cause an interrupt. During the next available gap another attempt is made to insert the packet. This
continues until the insertion buffer is disabled by software or the packet is successfully inserted into the
buffer.
If the buffer overflows when the insertion packet is inserted, the part of the insertion packet that has been
written to the TX buffer is flushed and the pointers are reset. An aborted insertion attempt does not cause
an interrupt.
Once a packet has been inserted into the transport stream the microcontroller is interrupted. The packet
insertion logic is then disabled. The software must re-enable the insertion buffer to insert another packet.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TSB42AA9I | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9IPZT | STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AB4I | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB42AB4PGE | IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER |
| TSB43AA82A1 | 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TSB42AA4PGER | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TSB42AA9 | 制造商:TI 制造商全稱:Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS |
| TSB42AA9A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:StorageLynx 1394 Link-Layer Controller for ATA/ATAPI Storage Products |
| TSB42AA9APZT | 功能描述:1394 接口集成電路 Hi Perf 1394a 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
| TSB42AA9APZTG4 | 功能描述:1394 接口集成電路 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。