參數(shù)資料
型號(hào)： TSB42AA4PGE
廠商： Texas Instruments, Inc.
英文描述： IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
中文描述： 1394消費(fèi)電子產(chǎn)品鏈路層控制器
文件頁(yè)數(shù)： 169/183頁(yè)
文件大小： 798K
代理商： TSB42AA4PGE
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)當(dāng)前第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)第173頁(yè)第174頁(yè)第175頁(yè)第176頁(yè)第177頁(yè)第178頁(yè)第179頁(yè)第180頁(yè)第181頁(yè)第182頁(yè)第183頁(yè)
672
0x340 RXDPCTL Receive Data Path Control (Continued)
BIT
NAME
TYPE
RESET
FUNCTION
9
DBCCRST_B
R0W
0
Data block continuity counter reset B Writing a 1 to this location
causes data block continuity counter B to be synchronously reset.
This bit is self-clearing.
8
DBCCRST_A
R0W
0
Data block continuity counter reset A Writing a 1 to this location
causes data block continuity counter A to be synchronously reset.
This bit is self-clearing.
7
EMPTPKTBEN
RW
0
Empty packet B receive enable – Setting this bit to 1 enables empty
packets of video stream B to be received.
6
EMPTPKTAEN
RW
0
Empty packet A receive enable – Setting this bit to 1 enables empty
packets of video stream A to be received.
5
FLUSHDCRCERR
RW
1
Abort on data CRC error – When this bit is set by hardware, incoming
packets that contain a data CRC error are automatically aborted and
flushed from the associated buffer.
4:3
RSVD
RW
0
Reserved – A write to this location has no effect. A read returns 0s.
2
RXSIDFULL
RW
0
Receive full self-ID packets – Setting this bit to 1 enables both self-ID
packet quadlets to be written into the buffer.
1
ACKTARDYEN
RW
0
Ack tardy enable – Setting this bit to 1 causes all incoming
asynchronous 1394 packets to be acknowledged with an ACK_tardy
(B) acknowledge unless RXDPCTL.BSYALLPKTS is set to 1.
0
BSYALLPKTS
RW
0
Busy all packets – Setting this bit to 1 causes all incoming
asynchronous 1394 packets to be acknowledged with an
ACK_busy_x (4) acknowledge. This bit overrides the function of
RXDPCTL.ACKTARDYEN.
0x344 RXDPSTAT – Receive Data Path Status
BIT
NAME
TYPE
RESET
FUNCTION
31:16
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
15:14
STATEMIB
R
0
State encryption mode indicator stream B Shows the EMI status of the
MPEG stream B.
13:12
STATEMIA
R
0
State encryption mode indicator stream A Shows the EMI status of the
MPEG stream A.
11
STATEVODA
R
0
State even/odd bit stream A This even/odd bit stream is extracted from the
header of DVB and DirecTV source packets. It is updated with each packet.
10
STATEVODB
R
0
State even/odd bit stream B This even/odd bit stream is extracted from the
header of DVB and DirecTV source packets. It is updated with each packet.
9:1
RSVD
R0
0
Reserved – A write to this location has no effect. A read returns 0s.
0
VIDSELERR
RU
0
Video select error – This bit is set by hardware to indicate that two buffers
are configured as video type A or B at the same time. This error indication
clears itself when the conflict is resolved.
相關(guān)PDF資料
PDF描述
TSB42AA9I STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AA9IPZT STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AB4I IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB42AB4PGE IEEE 1394 A CONSUMER ELECTRONICS LINK LAYER CONTROLLER
TSB43AA82A1 1394 integrated PHY and link layer controller(1394集成PHY和鏈路層控制器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TSB42AA4PGER 制造商:Rochester Electronics LLC 功能描述:- Bulk
TSB42AA9 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:STORAGELYNX 1394 LINK-LAYER CONTROLLER FOR ATA/ATAPI STORAGE PRODUCTS
TSB42AA9A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:StorageLynx 1394 Link-Layer Controller for ATA/ATAPI Storage Products
TSB42AA9APZT 功能描述:1394 接口集成電路 Hi Perf 1394a 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
TSB42AA9APZTG4 功能描述:1394 接口集成電路 3.3V Link-Layer Cntrlr RoHS:否 制造商:Texas Instruments 類(lèi)型:Link Layer Controller 工作電源電壓: 封裝 / 箱體:LQFP 封裝:Tray
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*