參數(shù)資料
型號： TNET3001
廠商： Texas Instruments, Inc.
英文描述： SONET STS-1 Overhead Terminator(SONET STS-1附加終端)
中文描述： SONET的STS - 1的開銷終結者（SONET的STS - 1的附加終端）
文件頁數(shù)： 45/49頁
文件大小： 1090K
代理商： TNET3001
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
45
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
microprocessor interface
The microprocessor interface consists of multiplexed address/data bus (AD7–AD0), address bit (A8), address
latch enable (ALE), chip select (SEL), read enable (RD), write enable (WR), and interrupt (INT) signals. In
addition, the TNETS3001 provides both software- and hardware-interrupt capability based on the status of the
receive and transmit transport- and path-overhead alarms.
orderwire/APS interface
In the receive direction, the section-orderwire byte (E1), the line-orderwire byte (E2) and the APS bytes (K1 and
K2) are multiplexed to form a 576-kbit/s bit-serial stream. This interface consists of the multiplexed 576-kbit/s
data signal (ORDO), a clock signal (ORCO), and three framing pulses: a section-framing pulse (SRFR), a
line-framing pulse (LRFR) and an APS-framing pulse (RAP).
The transmit-side orderwire/APS interface is similar. The section-orderwire byte (E1), the line-orderwire byte
(E2) and the APS bytes (K1 and K2) are demultiplexed from a 576-kbit/s bit-serial stream. This interface consists
of the multiplexed 576-kbit/s data signal (OTDI), a clock signal (OTCO), and three framing pulses: a
section-orderwire-framing pulse (STFR), a line-orderwire-framing pulse (LTFR), and an APS-framing pulse
(TAP).
The orderwire interface supports two modes:
MODE
SELECTION
DESCRIPTION
Normal-orderwire
Normal orderwire
interface
ALTOW = 0
SRFR occurs one ORCO clock cycle before MSB of E1 byte in ORDO.
LRFR occurs one ORCO clock cycle before MSB of E2 byte in ORDO.
STFR occurs one ORCI clock cycle before MSB of E1 byte is expected in OTDI.
LTFR occurs one ORCI clock cycle before MSB of E2 byte is expected in OTDI.
Alternate-orderwire
Alternate orderwire
interface
ALTOW = 1
SRFR occurs coincident with the MSB of E1 byte in ORDO.
LRFR occurs coincident with the MSB of E2 byte in ORDO.
STFR occurs coincident with the MSB of E1 byte is expected in OTDI.
LTFR occurs coincident with the MSB of E2 byte is expected in OTDI.
datacom interfaces
In the receive direction, the section-overhead data-communication channel interface consists of a receive
data-out signal (SRDO) and a clock-out signal (SRCO). The line-overhead data-communication interface
consists of a receive data-out signal (LRDO) and a clock-out signal (LRCO).
In the transmit direction, the section-overhead data-communication channel interface consists of a data-in
signal (STDI) and a clock-out signal (STCO). The line-overhead data-communication channel interface consists
of a data-in signal (LTDI) and a clock-out signal (LTCO).
P
相關PDF資料
PDF描述
TNETA1530 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1531 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置)
TNETA1545 Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉換器和ECL-PSEUDO TO ECL轉換器)
TNETA1555 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
TNETA1556 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復裝置)
相關代理商/技術參數(shù)
參數(shù)描述
TNETA1500A 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1500APCM 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP
TNETA1500APGE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1500PCM 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1530DW 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator
發(fā)布緊急采購，3分鐘左右您將得到回復。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*