參數(shù)資料
型號(hào)： TNET3001
廠商： Texas Instruments, Inc.
英文描述： SONET STS-1 Overhead Terminator(SONET STS-1附加終端)
中文描述： SONET的STS - 1的開(kāi)銷(xiāo)終結(jié)者（SONET的STS - 1的附加終端）
文件頁(yè)數(shù)： 37/49頁(yè)
文件大?。?/td> 1090K
代理商： TNET3001
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
37
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
receive path-overhead byte RAM locations
SYMBOL
ADDRESS (hex)
INCOMING
CONTROL
BIT
DESCRIPTION
INSERT
J1
080–0BF
080–0BF
Path trace. The incoming message is stored in the RAM locations in a rotating
fashion. There is no specified starting point, but any incoming J1 byte is written
into the next sequential RAM location. The J1 byte always passes through the
TNETS3001 without modification.
B3
0C0
0C8
RPATH
Path BIP-8 parity. The received B3 byte carries the B3 BIP8 parity. The parity
errors are added to the B3 counter. The recalculated B3 byte is stored in the
insert address.
C2
0C1,
0D1
0C9
RPATH
Path-signal label
.
The C2 byte is debounced and stored in location 0D1.
G1
0C2
0CA
RPATH
Path status. The upper nibble of the G1 byte contains the FEBE count (up to
eight per frame) and is added to the receive FEBE counter.
F2
0C3,
0D3
0CB
RPATH
Path-user channel. This byte provides user information between path-
terminating network elements. The F2 byte is debounced and stored in
location 0D3.
H4
0C4
0CC
Multiframe indicator. The H4 byte always passes through the TNETS3001
without modification.
Z3
Z4
Z5
0C5, 0D5
0C6, 0D6
0C7, 0D7
0CD
0CE
0CF
RPATH
Path growth. The Z3, Z4, and Z5 bytes are debounced and stored in locations
0D5, 0D6, and 0D7, respectively.
The insert bytes are multiplexed into the terminal data stream when the corresponding control bit is set. Otherwise, the incoming bytes are
multiplexed into the terminal data.
receive performance-monitor locations
SYMBOL
ADDRESS
(hex)
BITS
DISABLE CONDITIONS
DESCRIPTION
B1
046
7–0
RLOS, RLOF
STS-1 mode. Counts B1 BIP-8 parity errors. STS-N mode
Counts ones in the B1 byte.
B2
047
7–0
RLOS, RLOF, RLAIS
Counts incoming B2 BIP-8 parity errors
INC
045
7–4
RLOS RLOF RLAIS
RLOS, RLOF, RLAIS,
RLOP, RPAIS
Counts incoming pointer increments
DEC
045
3–0
Counts incoming pointer decrements
B3
0D4
0D2
7–0
7–0
Counts incoming B3 BIP-8 parity errors
Counts incoming FEBE nibbles
FEBE
All performance monitors saturate at the maximum value and reset to zero on read.
P
相關(guān)PDF資料
PDF描述
TNETA1530 155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置)
TNETA1531 155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置)
TNETA1545 Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉(zhuǎn)換器和ECL-PSEUDO TO ECL轉(zhuǎn)換器)
TNETA1555 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝置)
TNETA1556 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝置)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
TNETA1500A 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1500APCM 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP
TNETA1500APGE 制造商:Rochester Electronics LLC 功能描述:- Bulk
TNETA1500PCM 制造商:TI 制造商全稱(chēng):Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER
TNETA1530DW 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Miscellaneous Clock Generator
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*