- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNET3001 (Texas Instruments, Inc.) SONET STS-1 Overhead Terminator(SONET STS-1附加終端) PDF資料下載
參數(shù)資料
| 型號： | TNET3001 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SONET STS-1 Overhead Terminator(SONET STS-1附加終端) |
| 中文描述： | SONET的STS - 1的開銷終結(jié)者（SONET的STS - 1的附加終端） |
| 文件頁數(shù)： | 27/49頁 |
| 文件大小： | 1090K |
| 代理商： | TNET3001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
27
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
control register 2
BIT
NAME
BIT
NAME
STS-1/STS-N mode control, line
side in STS-1 mode. Received data is
descrambled and transmit data is
scrambled. Received B1 contains BIP-8
parity. Transmit B1 is recalculated.
COMMENTS
Line-side in STS-N mode. Data is not
scrambled. Received B1 byte contains
BIP-8 errors. Transmit B1 byte contains
error mask.
0FA
7
STS1
Controls both receive
and transmit line side
0FA
6
PARA
Parallel/serial-mode control.
Terminal-side interface is parallel.
In receive direction, both serial and
parallel interfaces are active.
Terminal-side interface is serial. In
receive direction, both serial and
parallel interfaces are active except
in SPE-only mode.
0FA
5
HINT
Hardware-interrupt enable. Enables
hardware interrupt.
Disables hardware interrupt
0FA
4
TRFERF
Transmit line-side FERF enable. Enables
automatic introduction of line FERF into
line-side output.
Disables automatic introduction to line
FERF into line-side output
See Note 9
0FA
3
ALTOW
Orderwire-mode control. Selects
alternate orderwire-interface frame
coincident with data MSB.
Selects normal orderwire-interface
frame ahead of data MSB by one bit
See Figures 3 and 4
0FA
2
TIEN
Transport-layer-interrupt enable. Enables
transport-layer interrupt.
Disables transport-layer interrupt
See Note 10
0FA
1
PIEN
Path-layer-interrupt enable. Enables
transport-layer interrupt.
Disables path-layer interrupt
See Note 11
0FA
0
VE
Interrupt-edge control. Interrupts on both
positive and negative edges of alarm.
Interrupts only on positive-going edge
of alarms
NOTES:
9. The conditions for FERF transmission are receive loss of signal, receive loss of frame, and/or receive line AIS.
10. The conditions for transport-layer interrupt are transport-layer alarms (RLOS, ROOF, RLOF, RLAIS, RFERF, RPAIS, and RLOP),
overflow of transport-layer performance monitors (receive B1 counter, receive B2 counter, transmit B1 counter, and transmit B2
counter), and new debounced values of C1, F1, K1, K2, Z1, and Z2 receive-path-overhead bytes.
11. The conditions for path-layer interrupt are path yellow alarm, overflow of path-layer performance monitors (receive B3 counter,
receive FEBE counter, and transmit B3 counter), and new debounced values of C2, F2, Z3, Z4, and Z5 receive-path overhead bytes.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1530 | 155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置) |
| TNETA1531 | 155.52-MHz Clock-Generation Device(155.52-MHz時(shí)鐘發(fā)生裝置) |
| TNETA1545 | Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉(zhuǎn)換器和ECL-PSEUDO TO ECL轉(zhuǎn)換器) |
| TNETA1555 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝置) |
| TNETA1556 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時(shí)鐘恢復(fù)裝置) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1500A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1500APCM | 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP |
| TNETA1500APGE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TNETA1500PCM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1530DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。