- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄385942 > TNET3001 (Texas Instruments, Inc.) SONET STS-1 Overhead Terminator(SONET STS-1附加終端) PDF資料下載
參數(shù)資料
| 型號： | TNET3001 |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | SONET STS-1 Overhead Terminator(SONET STS-1附加終端) |
| 中文描述： | SONET的STS - 1的開銷終結(jié)者（SONET的STS - 1的附加終端） |
| 文件頁數(shù)： | 25/49頁 |
| 文件大小： | 1090K |
| 代理商： | TNET3001 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁
TNETS3001
SONET STS-1 OVERHEAD TERMINATOR
SDNS007B – OCTOBER 1993 – REVISED JUNE 1995
25
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
PRINCIPLES OF OPERATION
register-bit map descriptions
control register 0
BIT
BIT
NAME
NAME
bytes control. Outgoing terminal data has
section-datacom bytes from the RAM
(D1–D3).
COMMENTS
COMMENTS
Outgoing terminal data has
section-datacom bytes from the
receive line.
0F8
7
RRSD
See Note 6
0F8
6
RRLD
Receiver terminal-side line-datacom
bytes control. Outgoing terminal data has
line-datacom bytes from the RAM
(D4–D12).
Outgoing terminal data has line-
datacom bytes from the receive
line.
See Note 6
0F8
5
RRE1
Receiver terminal-side E1 byte control.
Outgoing terminal data has section-
orderwire byte from the RAM. RA2E
must be low.
Outgoing terminal data has
section-orderwire byte from
the receive line.
See Note 6
0F8
4
RRE2
Receiver terminal-side E2 byte control.
Outgoing terminal data has line-orderwire
byte from the RAM.
Outgoing terminal data has line-
orderwire byte from the receive
line.
See Note 6
0F8
3
RPATH
Receiver terminal-side path-overhead
control. Outgoing terminal data has path-
overhead (except H4) bytes from the
RAM.
Outgoing terminal data has path-
overhead bytes from the receive
line.
Multiframe-indicator byte
(H4) always passes
through
0F8
2
RRAPS
Receiver terminal-side APS bytes
control. Outgoing terminal data has
APS bytes (K1 and K2) from the RAM.
Outgoing terminal data has
APS bytes (K1 and K2) from
the receive line.
See Note 6
0F8
1
RRPTR
Receiver terminal-side pointer control.
Outgoing terminal data has pointer bytes
(H1 and H2) from the RAM.
Outgoing terminal data has pointer
bytes from the receive line or
recalculated.
See Notes 6 and 7.
Only pointer value
is introduced.
0F8
0
TRLOOP
Transmit-receive loopback enable. Line
output looped back to receive line input.
Normal operation
RFRI is disabled during
loopback.
NOTES:
6. The TOH bytes are inserted into the terminal data only in the pass-through mode. In the receive-retiming and SPE-only modes, all
TOH bytes except A1, A2, E1, H1 and H2 are set to zero.
7. This mode does not modify the payload. It inserts H1 and H2 bytes from insert RAM locations and can be used for self test.
P
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TNETA1530 | 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置) |
| TNETA1531 | 155.52-MHz Clock-Generation Device(155.52-MHz時鐘發(fā)生裝置) |
| TNETA1545 | Dual Differential PSEUDO-ECL to ECL Transistors and Dual Differential ECL to PSEUDO-ECL Transistors(雙差分ECL TO PSEUDO-ECL轉(zhuǎn)換器和ECL-PSEUDO TO ECL轉(zhuǎn)換器) |
| TNETA1555 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復(fù)裝置) |
| TNETA1556 | 155.52-Mbit/S Clock-Recovery Device(155.52-MBIT/S時鐘恢復(fù)裝置) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TNETA1500A | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1500APCM | 制造商:Texas Instruments 功能描述:TRANSCEIVER, 144 Pin Plastic QFP |
| TNETA1500APGE | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| TNETA1500PCM | 制造商:TI 制造商全稱:Texas Instruments 功能描述:155.52-MBIT/S SONET/SDH ATM RECEIVER/TRANSMITTER |
| TNETA1530DW | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Miscellaneous Clock Generator |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。