
www.ti.com
3
Device Configurations
3.1 System Module Registers
3.2 Power Considerations
3.2.1
Power Configurations at Reset
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
The system module includes status and control registers required for configuration of the device. Brief
descriptions of the various registers are shown in
Table 3-1
. System Module registers required for device
configurations are discussed in the following sections.
Table 3-1. System Module Register Memory Map
HEX ADDRESS RANGE
0x01C4 0000
REGISTER ACRONYM
PINMUX0
DESCRIPTION
Pin multiplexing control 0. For details, see
Section 3.5.4
, PINMUX0 Register
Description.
Pin multiplexing control 1. For details, see
Section 3.5.5
, PINMUX1 Register
Description.
Boot address of DSP. For details, see
Section 3.3.1.2
, DSPBOOTADDR
Register Description.
Emulator Suspend Source. For details, see
Section 3.6
, Emulation Control.
ARM/DSP Interrupt Status and Control. For details, see
Section 6.7.3
,
ARM/DSP Communications Interrupts.
Device boot configuration. For details, see
Section 3.3.1.1
, BOOTCFG
Register Description.
Reserved.
JTAGID/Device ID number. For details, see
Section 6.25.1
, JTAG ID Register
Description.
Reserved.
HPI control. For details, see
Section 3.5.6.10
, HPI and EMIFA/ATA Pin
Multiplexing.
USB PHY control. For details, see
Section 6.15.1
, USBPHY_CTL Register
Description.
Chip shorting switch control. For details, see
Section 3.2.1
, Power
Configurations at Reset.
Bus master priority control 0. For details, see
Section 3.5.1
, Switched Central
Resource (SCR) Bus Priorities.
Bus master priority control 1. For details, see
Section 3.5.1
, Switched Central
Resource (SCR) Bus Priorities.
VPSS clock control.
VDD 3.3V I/O powerdown control. For details, see
Section 3.2.2
, Power
Configurations after Reset.
Enables access to the DDR2 VTP Register.
Reserved.
0x01C4 0004
PINMUX1
0x01C4 0008
DSPBOOTADDR
0x01C4 000C
0x01C4 0010
SUSPSRC
INTGEN
0x01C4 0014
BOOTCFG
0x01C4 0018 - 0x01C4 0027
0x01C4 0028
–
JTAGID
0x01C4 002C
0x01C4 0030
–
HPI_CTL
0x01C4 0034
USBPHY_CTL
0x01C4 0038
CHP_SHRTSW
0x01C4 003C
MSTPRI0
0x01C4 0040
MSTPRI1
0x01C4 0044
0x01C4 0048
VPSS_CLKCTL
VDD3P3V_PWDN
0x01C4 004C
DRRVTPER
–
0x01C4 0050 - 0x01C4 006F
Global device power domains are controlled by the Power and Sleep Controller, except as shown in the
following sections.
As described in the
DM6443 Power and Clock Domains
section, the DM6443 has two power domains:
Always On and DSP. There is a shorting switch between the two power domains that must be opened
when the DSP domain is powered off and closed when the DSP domain is powered on.
The CHP_SHRTSW register, shown in
Figure 3-1
, controls the shorting switch between the device
always-on and DSP power domains. This switch should be enabled after powering-up the DSP domain.
Submit Documentation Feedback
Device Configurations
59