
www.ti.com
2.3.11 Power and Sleep Controller (PSC)
2.3.12 ARM Interrupt Controller (AINTC)
2.3.13 System Module
2.3.14 Power Management
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Set PLL divider parameters
PLL power down
Oscillator power down
The PLLs are briefly described in this document in the Clocking section. For more detailed information on
the PLLs and PLL Controller register descriptions, see
Section 2.8.3
,
Documentation Support
, of this
document for the TMS320DM644x ARM Subsystem Reference Guide (literature number SPRUE14).
The ARM Subsystem includes the Power and Sleep Controller (PSC). Through register settings
accessible by the ARM9, the PSC provides two levels of power savings: peripheral/module clock gating
and power domain shut-off. Brief details on the PSC are given in
Section 6.3
,
Power Supplies
. For more
detailed information and complete register descriptions for the PSC, see
Section 2.8.3
,
Documentation
Support
, for the TMS320DM644x ARM Subsystem Reference Guide (literature number SPRUE14).
The ARM Interrupt Controller (AINTC) accepts device interrupts and maps them to either the ARM’s IRQ
(interrupt request) or FIQ (fast interrupt request). The ARM Interrupt Controller is briefly described in this
document in the Interrupts section. For detailed information on the ARM Interrupt Controller, see
Section 2.8.3
,
Documentation Support
for the ARM Subsystem Guide.
The ARM Subsystem includes the System module. The System module consists of a set of registers for
configuring and controlling a variety of system functions. For details and register descriptions for the
System module, see
Section 3
,
Device Configurations
and see
Section 2.8.3
,
Documentation Support
, for
the TMS320DM644x ARM Subsystem Reference Guide (literature number SPRUE14).
DM6443 has several means of managing power consumption. There is extensive use of clock gating,
which reduces the power used by global device clocks and individual peripheral clocks. Clock
management can be utilized to reduce clock frequencies in order to reduce switching power. For more
details on power management techniques, see
Section 3
,
Device Configurations
,
Section 6
,
Peripheral
and Electrical Specifications
, and see
Section 2.8.3
,
Documentation Support
, for the TMS320DM644x
ARM Subsystem Reference Guide (literature number SPRUE14).
DM6443 gives the programmer full flexibility to use any and all of the previously mentioned capabilities to
customize an optimal power management strategy. Several typical power management scenarios are
described in the following sections.
Device Overview
14
Submit Documentation Feedback