
www.ti.com
6.15.3 USB2.0 Electrical Data/Timing
t
r
t
f
V
CRS
90% V
OH
10% V
OL
USB_DM
USB_DP
t
per
t
jr
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-64. USB 2.0 Register Descriptions (continued)
Address
0x01C6 454D
Acronym
HOST_RXINTERVAL
Register Description
Sets the polling interval for Interrupt/ISOC transactions or the NAK response
timeout on Bulk transactions for host RX endpoint.
Returns details of core configuration
Returns the configured size of the selected RX FIFO and TX FIFOs
0x01C6 454F
0x01C6 454F
CONFIGDATA
FIFOSIZE
Table 6-65. Switching Characteristics Over Recommended Operating Conditions for USB2.0 (see
Figure 6-56
)
-594
LOW SPEED
1.5 Mbps
MIN
75
75
80
1.3
FULL SPEED
12 Mbps
MIN
4
4
90
1.3
HIGH SPEED
480 Mbps
MIN
0.5
0.5
–
–
NO.
PARAMETER
UNIT
MAX
300
300
125
MAX
20
20
111.11
MAX
1
2
3
4
5
t
r(D)
t
f(D)
t
rfM
V
CRS
t
jr(source)NT
t
jr(FUNC)NT
t
jr(source)PT
t
jr(FUNC)PT
t
w(EOPT)
t
w(EOPR)
t
(DRATE)
Z
DRV
USB_R1
Rise time, USB_DP and USB_DM signals
(1)
Fall time, USB_DP and USB_DM signals
(1)
Rise/Fall time, matching
(2)
Output signal cross-over voltage
(1)
Source (Host) Driver jitter, next transition
Function Driver jitter, next transition
Source (Host) Driver jitter, paired transition
(4)
Function Driver jitter, paired transition
Pulse duration, EOP transmitter
Pulse duration, EOP receiver
Data Rate
Driver Output Resistance
USB reference resistor
ns
ns
%
V
–
–
2
2
2
2
2
1
1
(3)
ns
ns
ns
ns
ns
ns
25
(3)
6
1
(3)
10
(3)
7
8
9
10
11
1250
670
1500
160
82
175
–
–
–
1.5
12
480 Mb/s
49.5
10.1
–
–
28
9.9
49.5
10.1
40.5
9.9
9.9
10.1
(1)
(2)
(3)
(4)
Low Speed: C
= 200 pF, Full Speed: C
= 50 pF, High Speed: C
= 50 pF
t
= (t
/t
) x 100. [Excluding the first transaction from the Idle state.]
For more detailed information, see the Universal Serial Bus Specification Revision 2.0, Chapter 7. Electrical.
t
jr
= t
px(1)
- t
px(0)
Figure 6-56. USB2.0 Integrated Transceiver Interface Timing
184
Peripheral and Electrical Specifications
Submit Documentation Feedback