
www.ti.com
TMS320DM6443
Digital Media System-on-Chip
SPRS282E–DECEMBER 2005–REVISED MARCH 2007
Table 6-30. DM6443 EDMA Registers
(continued)
HEX ADDRESS
0x01c1 0654
0x01c1 0658
0x01c1 065C
0x01c1 0660
0x01c1 0664 - 0x01c1 067F
0x01c1 0680
0x01c1 0684
ACRONYM
SAMPPRXY
SACNTRLD
SASRCBREF
SADSTBREF
-
DFCNTRLD
DFSRCBREF
REGISTER NAME
EDMA3 TC1 Source Active Memory Protection Proxy Register
EDMA3 TC1 Source Active Count Reload Register
EDMA3 TC1 Source Active Source Address B-Reference Register
EDMA3 TC1 Source Active Destination Address B-Reference Register
Reserved
EDMA3 TC1 Destination FIFO Set Count Reload Register
EDMA3 TC1 Destination FIFO Set Source Address B-Reference Register
EDMA3 TC1 Destination FIFO Set Destination Address B-Reference
Register
Reserved
EDMA3 TC1 Destination FIFO Options Register 0
EDMA3 TC1 Destination FIFO Source Address Register 0
EDMA3 TC1 Destination FIFO Count Register 0
EDMA3 TC1 Destination FIFO Destination Address Register 0
EDMA3 TC1 Destination FIFO BIDX Register 0
EDMA3 TC1 Destination FIFO Memory Protection Proxy Register 0
Reserved
EDMA3 TC1 Destination FIFO Options Register 1
EDMA3 TC1 Destination FIFO Source Address Register 1
EDMA3 TC1 Destination FIFO Count Register 1
EDMA3 TC1 Destination FIFO Destination Address Register 1
EDMA3 TC1 Destination FIFO BIDX Register 1
EDMA3 TC1 Destination FIFO Memory Protection Proxy Register 1
Reserved
EDMA3 TC1 Destination FIFO Options Register 2
EDMA3 TC1 Destination FIFO Source Address Register 2
EDMA3 TC1 Destination FIFO Count Register 2
EDMA3 TC1 Destination FIFO Destination Address Register 2
EDMA3 TC1 Destination FIFO BIDX Register 2
EDMA3 TC1 Destination FIFO Memory Protection Proxy Register 2
Reserved
EDMA3 TC1 Destination FIFO Options Register 3
EDMA3 TC1 Destination FIFO Source Address Register 3
EDMA3 TC1 Destination FIFO Count Register 3
EDMA3 TC1 Destination FIFO Destination Address Register 3
EDMA3 TC1 Destination FIFO BIDX Register 3
EDMA3 TC1 Destination FIFO Memory Protection Proxy Register 3
Reserved
0x01c1 0688
DFDSTBREF
0x01c1 068C - 0x01c1 06FF
0x01c1 0700
0x01c1 0704
0x01c1 0708
0x01c1 070C
0x01c1 0710
0x01c1 0714
0x01c1 0718 - 0x01c1 073F
0x01c1 0740
0x01c1 0744
0x01c1 0748
0x01c1 074C
0x01c1 0750
0x01c1 0754
0x01c1 0758 - 0x01c1 077F
0x01c1 0780
0x01c1 0784
0x01c1 0788
0x01c1 078C
0x01c1 0790
0x01c1 0794
0x01c1 0798 - 0x01c1 07BF
0x01c1 07C0
0x01c1 07C4
0x01c1 07C8
0x01c1 07CC
0x01c1 07D0
0x01c1 07D4
0x01c1 07D8 - 0x01c1 07FF
-
DFOPT0
DFSRC0
DFCNT0
DFDST0
DFBIDX0
DFMPPRXY0
-
DFOPT1
DFSRC1
DFCNT1
DFDST1
DFBIDX1
DFMPPRXY1
-
DFOPT2
DFSRC2
DFCNT2
DFDST2
DFBIDX2
DFMPPRXY2
-
DFOPT3
DFSRC3
DFCNT3
DFDST3
DFBIDX3
DFMPPRXY3
-
Table 6-31
shows an abbreviation of the set of registers which make up the parameter set for each of 128
EDMA events. Each of the parameter register sets consist of 8 32-bit word entries.
Table 6-32
shows the
parameter set entry registers with relative memory address locations within each of the parameter sets.
Submit Documentation Feedback
Peripheral and Electrical Specifications
131