- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368672 > TMS320VC5409GGU-100 16-Bit Digital Signal Processor PDF資料下載
參數(shù)資料
| 型號： | TMS320VC5409GGU-100 |
| 元件分類： | 數(shù)字信號處理 |
| 英文描述： | 16-Bit Digital Signal Processor |
| 中文描述： | 16位數(shù)字信號處理器 |
| 文件頁數(shù)： | 25/78頁 |
| 文件大?。?/td> | 1018K |
| 代理商： | TMS320VC5409GGU-100 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
TMS320VC5409
FIXED-POINT DIGITAL SIGNAL PROCESSOR
SPRS082C – APRIL 1999 – REVISED MARCH 2000
25
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
DMA controller
The ’5409 direct memory access (DMA) controller transfers data between points in the memory map without
intervention by the CPU. The DMA controller allows movements of data to and from internal program/data
memory, internal peripherals (such as the McBSPs), and external program/data memory to occur in the
background of CPU operation. The DMA has six independent programmable channels allowing six different
contexts for DMA operation.
features
The DMA has the following features:
The DMA has external memory access.
The DMA operates independently of the CPU.
The DMA has six channels. The DMA can keep track of the contexts of six independent block transfers.
The DMA has higher priority than the CPU for internal accesses.
Each channel has independently programmable priorities.
Each channel’s source and destination address registers can have configurable indexes through memory
on each read and write transfer, respectively. The address may remain constant, be post-incremented,
post-decremented, or be adjusted by a programmable value.
Each internal read or write transfer may be initialized by selected sync events.
Each DMA channel is capable of sending interrupts to the CPU.
The DMA can perform double-word transfers (a 32-bit transfer of two 16-bit words). (Internally only)
DMA external access
The ’5409 DMA supports external accesses to extended program, extended data, and extended I/O memory.
These overlay pages are only visible to the DMA controller. A maximum of two DMA channels can be used for
external memory accesses. The DMA external accesses require 9 cycle minimums for external writes and
13 cycle minimums for external reads.
The control of the bus is arbitrated between the CPU and the DMA. While the DMA or CPU is in control of the
external bus the other will be held–off via wait states until the current transfer is complete. The DMA takes
precedence over XIO requests. The HOLD/HOLDA feature of the ’5409 affects external CPU transfers as well
as external DMA transfers. When an external processor asserts the HOLD pin to gain control of the memory
interface, the HOLDA signal is not asserted until all pending DMA transfers are complete. To prevent the DMA
from blocking out the CPU or HOLD/HOLDA feature from accessing the external bus, uninterrupted burst
transfers are
not
supported by the DMA. Subsequently, CPU and DMA arbitration testing is performed for each
external bus cycle, regardless of the bus activity.
Only two channels are available for external accesses. (One for external reads/one for external writes.)
Single-word (16-bit) transfers are supported for external accesses.
The DMA does not support transfers from peripherals to external memory.
The DMA does not support transfers from external memory to the peripherals.
The DMA does not support external to external transfers.
The DMA does not support synchronized external transfers.
The HM bit in the ST1 register indicates whether the processor continues internal execution when
acknowledging an active HOLD signal.
HM = 0, the processor continues execution from internal program memory but places its external interface
in the high impedance state.
HM = 1, the processor halts internal execution.
To ensure that proper arbitration occurs, the HM bit should be set to 0 in the memory-mapped ST1 register.
If the HM is set to 1 the processor will halt during DMA external transfers.
相關PDF資料 |
PDF描述 |
|---|---|
| TMS370C736AFNT | 8-BIT MICROCONTROLLER |
| SE370C758BFZT | 8-BIT MICROCONTROLLER |
| SE370C758BJNT | 8-BIT MICROCONTROLLER |
| SE370C759AFZT | 8-BIT MICROCONTROLLER |
| SE370C769AFZT | 8-BIT MICROCONTROLLER |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320VC5409GGU-80 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| TMS320VC5409PGE100 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Sig Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| TMS320VC5409PGE100 | 制造商:Texas Instruments 功能描述:Digital Signal Processor IC |
| TMS320VC5409PGE-80 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
| TMS320VC5409ZGU100 | 功能描述:數(shù)字信號處理器和控制器 - DSP, DSC Fixed-Pt Dig Signal Proc RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時器數(shù)量:3 設備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。