- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄385940 > TMS320LC57S (Texas Instruments, Inc.) Digital Signal Processors(35/50ns指令周期，并行邏輯單元，可編程PLL，全雙工同步串行口的DSP) PDF資料下載
參數(shù)資料
| 型號(hào)： | TMS320LC57S |
| 廠商： | Texas Instruments, Inc. |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | Digital Signal Processors(35/50ns指令周期，并行邏輯單元，可編程PLL，全雙工同步串行口的DSP) |
| 中文描述： | 數(shù)字信號(hào)處理器（35/50ns指令周期，并行邏輯單元，可編程鎖相環(huán)，全雙工同步串行口的數(shù)字信號(hào)處理器） |
| 文件頁(yè)數(shù)： | 76/87頁(yè) |
| 文件大小： | 1864K |
| 代理商： | TMS320LC57S |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)
TMS320C5x, TMS320LC5x
DIGITAL SIGNAL PROCESSORS
SPRS030A – APRIL 1995 – REVISED APRIL 1996
76
POST OFFICE BOX 1443
HOUSTON, TEXAS 77251–1443
BUFFERED SERIAL-PORT TRANSMIT TIMING OF INTERNAL FRAME AND INTERNAL CLOCK
(SEE NOTES 9 AND 10)
switching characteristics over recommended operating conditions [H = 0.5t
c(CO)
] (see Figure 29)
PARAMETER
MIN
MAX
UNIT
td(CXH-FXH)
td(CXH-FXL)
td(CXH-DXV)
tdis(CXH-DX)
tdis(CXH-DX)PCM
ten(CXH-DX)PCM
tc(SCK)
tf(SCK)
tr(SCK)
tw(SCK)
th(CXH-DXV)
Values derived from characterization data and not tested
NOTES:
9. Internal clock with external FSX and vice versa are also allowable. However, FSX timings to CLKX always are defined depending
on the source of FSX, and CLKX timings always are dependent upon the source of CLKX. Specifically, the relationship of FSX to
CLKX is independent of the source of CLKX. External FSX timings are obtained from the “timing requirements over recommended
operating conditions” table listed in the “Buffered Serial-Port Transmit Timing of External Frames” section and internal FSX timings
are obtained from the “switching characteristics over recommended operating conditions” table listed under the “Buffered Serial-Port
Transmit Timing of Internal Frame and Internal Clock” section. Internal CLKX timings are obtained from the “switching characteristics
over recommended operating conditions” table listed under the “Buffered Serial-Port Transmit Timing of Internal Frame and Internal
Clock” section and external CLKX timings are obtained from the “timing requirements over recommended operating conditions” table
in the “Buffered Serial-Port Transmit Timing of External Frames” section.
10. Timings for CLKX and FSX are given with polarity bits (CLKP and FSP) set to 0.
Delay time, FSX high after CLKX rising edge
10
ns
Delay time, FSX low after CLKX rising edge
10
ns
Delay time, DX valid after CLKX rising edge
5
10
ns
Disable time, DX invalid after CLKX rising edge
4
8
ns
Disable time in PCM mode, DX invalid after CLKX rising edge
10
ns
Enable time in PCM mode, DX valid after CLKX rising edge
16
ns
Cycle time, serial-port clock
2H
62H
4
4
ns
Fall time, serial-port clock
ns
Rise time, serial-port clock
ns
Pulse duration, serial-port clock low/high
H–4
ns
Hold time, DX valid after CLKX rising edge
4
8
ns
DX
Bit
FSX
CLKX
2
1
th(CXH-DXV)
tr(SCK)
tf(SCK)
tw(SCK)
tc(SCK)
td(CXH-FXL)
td(CXH-DXV)
tdis(CXH-DX)
tw(SCK)
8/16
7 /15
td(CXH-FXH)
Figure 29. Buffered Serial-Port Transmit Timing of Internal Clocks and Internal Frames
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| TMS320UVC5409 | Fixed-Point Digital Signal Processor(定點(diǎn)DSP) |
| TMS320VC203 | Digital Signal Processors(50ns指令周期， 空閑狀態(tài)CPU全關(guān)斷，先進(jìn)的外圍，多種PLL可選) |
| TN-83 | MICROWAVE NOISE TUBES & NOISE SOURCES |
| TN-101 | CONNECTOR ACCESSORY |
| TN-102 | MICROWAVE NOISE TUBES & NOISE SOURCES |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| TMS320LF2401AVFA | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC Controller RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2401AVFS | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2402APGA | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2402APGAR | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 18-Bit Univ Bus Drv With 3-State Outputs RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
| TMS320LF2402APGS | 功能描述:數(shù)字信號(hào)處理器和控制器 - DSP, DSC 16-Bit Fixed-Pt DSP with Flash RoHS:否 制造商:Microchip Technology 核心:dsPIC 數(shù)據(jù)總線寬度:16 bit 程序存儲(chǔ)器大小:16 KB 數(shù)據(jù) RAM 大小:2 KB 最大時(shí)鐘頻率:40 MHz 可編程輸入/輸出端數(shù)量:35 定時(shí)器數(shù)量:3 設(shè)備每秒兆指令數(shù):50 MIPs 工作電源電壓:3.3 V 最大工作溫度:+ 85 C 封裝 / 箱體:TQFP-44 安裝風(fēng)格:SMD/SMT |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。