- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69029 > SPMC916X1CTH16 (FREESCALE SEMICONDUCTOR INC) 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPMC916X1CTH16 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, FLASH, 16.78 MHz, MICROCONTROLLER, PQFP120 |
| 封裝： | QFP-120 |
| 文件頁(yè)數(shù)： | 88/172頁(yè) |
| 文件大?。?/td> | 1200K |
| 代理商： | SPMC916X1CTH16 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)當(dāng)前第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)第148頁(yè)第149頁(yè)第150頁(yè)第151頁(yè)第152頁(yè)第153頁(yè)第154頁(yè)第155頁(yè)第156頁(yè)第157頁(yè)第158頁(yè)第159頁(yè)第160頁(yè)第161頁(yè)第162頁(yè)第163頁(yè)第164頁(yè)第165頁(yè)第166頁(yè)第167頁(yè)第168頁(yè)第169頁(yè)第170頁(yè)第171頁(yè)第172頁(yè)
MOTOROLA
MC68HC916X1
22
MC68HC916X1TS/D
If a fast reference frequency is provided to the PLL from a source other than a crystal, or an external
system clock signal is applied through the EXTAL pin, the XTAL pin must be left floating.
When an external system clock signal is applied (MODCLK = 0 during reset), the PLL is disabled.
The duty cycle of the input is critical, especially at operating frequencies close to maximum. The
relationship between clock signal duty cycle and clock signal period is expressed as follows:
3.3.2 Clock Synthesizer Operation
VDDSYN is used to power the clock circuits when the system clock is synthesized from either a crys-
tal or an externally supplied reference frequency. A separate power source increases MCU noise
immunity and can be used to run the clock when the MCU is powered down. A quiet power supply
must be used as the VDDSYN source. Adequate external bypass capacitors should be placed as
close as possible to the VDDSYN pin to assure stable operating frequency. When an external system
clock signal is applied and the PLL is disabled, VDDSYN should be connected to the VSS supply.
Refer to the
SCIM Reference Manual (SCIMRM/AD) for more information regarding system clock
power supply conditioning.
A voltage controlled oscillator (VCO) in the PLL generates the system clock signal. To maintain a
50% clock duty cycle, the VCO frequency (fVCO) is either two or four times the system clock fre-
quency, depending on the state of the X bit in SYNCR. The clock signal is fed back to a divider/
counter. The divider controls the frequency of one input to a phase comparator. The other phase
comparator input is a reference signal, either from the crystal oscillator or from an external source.
The comparator generates a control signal proportional to the difference in phase between the two
inputs. This signal is low-pass filtered and used to correct the VCO output frequency.
Filter circuit implementation can vary, depending upon the external environment and required clock
stability. Figure 7 shows a recommended system clock filter network. XFC pin leakage must be
kept as low as possible to maintain optimum stability and PLL performance.
An external filter network connected to the XFC pin is not required when an external system clock
signal is applied and the PLL is disabled (VDDSYN = 0). The XFC pin must be left floating in this case.
Figure 7 System Clock Filter Network
Minimum External Clock Period
Minimum External Clock High/Low Time
50 %
Percentage Variation of External Clock Input Duty Cycle
–
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
=
16/32 XFC CONN
*MAINTAINLOWLEAKAGEONTHEXFCNODE.
VDDSYN
0.01F
0.1F
XFC*
VSSI
0.1F
C4
C3
C1
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HCL05J1ADWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J1AVDWR2 | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HCP11A1CFNE3 | 8-BIT, EEPROM, 3 MHz, MICROCONTROLLER, PQCC52 |
| MC68HLC705KJ1C | 8-BIT, OTPROM, 4 MHz, MICROCONTROLLER, PDIP16 |
| MC68HRC08JK1CDW | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PDSO20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPMCCK16Z1CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| SPMCCK16Z1CPV16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| SPMCCK16Z4CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| SPMCCK16Z4CPV16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
| SPMCCM16Z1CFC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:M68HC16Z Series |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。