MC68HC916X1
MOTOROLA
MC68HC916X1TS/D
145
Table 78 AC Timing
(V
DD
and V
DDSYN
= 5.0 Vdc
±10%, V
SS
= 0 Vdc, T
A
= T
L
to T
H)
1
Num
Characteristic
Symbol
Min
Max
Unit
F1
Frequency of Operation2
f
4 f(ref)/128
16.78
MHz
1
Clock Period
tcyc
59.6
—
ns
1A
ECLK Period
tEcyc
476
—
ns
1B
External Clock Input Period3
tXcyc
59.6
—
ns
2, 3
Clock Pulse Width
tCW
28
—
ns
2A, 3A ECLK Pulse Width
tECW
236
—
ns
2B, 3B External Clock Input High/Low Time
3tXCHL
29.8
—ns
4, 5
CLKOUT Rise and Fall Time
tCrf
—5
ns
4A, 5A Rise and Fall Time (All Outputs except CLKOUT)
trf
—8
ns
4B, 5B External Clock Input Rise and Fall Time4
tXCrf
—5
ns
6
Clock High to ADDR, FC, SIZE Valid
tCHAV
029
ns
7
Clock High to ADDR, Data, FC, SIZE, High Impedance
tCHAZx
059
ns
8
Clock High to ADDR, FC, SIZE, Invalid
tCHAZn
0—
ns
9
Clock Low to AS, DS, CS Asserted
tCLSA
225
ns
9A
AS to DS or CS Asserted (Read)5
tSTSA
-15
15
ns
11
ADDR, FC, SIZE Valid to AS, CS, (and DS Read) Asserted
tAVSA
15
—
ns
12
Clock Low to AS, DS, CS Negated
tCLSN
229
ns
13
AS, DS, CS Negated to ADDR, FC SIZE Invalid (Address Hold)
tSNAI
15
—
ns
14
AS, CS (and DS Read) Width Asserted
tSWA
100
—
ns
14A
DS, CS Width Asserted (Write)
tSWAW
45
—
ns
14B
AS, CS (and DS Read) Width Asserted (Fast Cycle)
tSWDW
40
—
ns
15
AS, DS, CS Width Negated6
tSN
40
—
ns
16
Clock High to AS, DS, R/W High Impedance
tCHSZ
—59
ns
17
AS, DS, CS Negated to R/W High
tSNRN
15
—
ns
18
Clock High to R/W High
tCHRH
029
ns
20
Clock High to R/W Low
tCHRL
029
ns
21
R/W High to AS, CS Asserted
tRAAA
15
—
ns
22
R/W Low to DS, CS Asserted (Write)
tRASA
70
—
ns
23
Clock High to Data Out Valid
tCHDO
—29
ns
24
Data Out Valid to Negating Edge of AS, CS (Fast Write Cycle)
tDVASN
15
—
ns
25
DS, CS Negated to Data Out Invalid (Data Out Hold)
tSNDOI
15
—
ns
26
Data Out Valid to DS, CS Asserted (Write)
tDVSA
15
—
ns
27
Data In Valid to Clock Low (Data Setup)
tDICL
5—
ns
27A
Late BERR Asserted to Clock Low (Setup Time)
tBELCL
20
—
ns
28
AS, DS Negated to DSACK1, BERR, Negated
tSNDN
080
ns
29
DS, CS Negated to Data In Invalid (Data In Hold)7
tSNDI
0—
ns
29A
tSHDI
—
55
ns
30
CLKOUT Low to Data In Invalid (Fast Cycle Hold)
7tCLDI
15
—ns
30A
CLKOUT Low to Data In High Impedance
7tCLDH
—
90
ns
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.