- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > SPC5121YVY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF資料下載
參數(shù)資料
| 型號(hào)： | SPC5121YVY400BR |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封裝： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件頁(yè)數(shù)： | 76/86頁(yè) |
| 文件大?。?/td> | 719K |
| 代理商： | SPC5121YVY400BR |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)當(dāng)前第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)
MPC5121E/MPC5123 Data Sheet, Rev. 3
System Design Information
Freescale Semiconductor
78
4.5.1.1
TRST and PORESET
The JTAG interface can control the direction of the MPC5121e/MPC5123 I/O pads via the boundary scan chain. The JTAG
module must be reset before the MPC5121e/MPC5123 comes out of power-on reset; do this by asserting TRST before
PORESET is released.
For more details refer to the Reset and JTAG Timing Specification.
Figure 60. PORESET vs. TRST
4.5.2
e300 COP/BDM Interface
There are two possibilities to connect the JTAG interface: using it with a COP connector and without a COP connector.
4.5.2.1
Boards Interfacing the JTAG Port via a COP Connector
The MPC5121e/MPC5123 functional pin interface and internal logic provides access to the embedded e300 processor core
through the Freescale standard COP/BDM interface. Table 52 gives the COP/BDM interface signals. The pin order shown
reflects only the COP/BDM connector order.
Table 52. COP/BDM Interface Signals
BDM
Pin #
MPC5121e/MPC51
23 I/O Pin
BDM Connector
Internal
Pull Up/Down
External
Pull Up/Down
I/O1
16
—
GND
—
15
CKSTP_OUT
ckstp_out
—
10k Pull-Up
I
14
—
KEY
—
13
HRESET
hreset
Pull-Up
10k Pull-Up
O
12
—
GND
—
11
SRESET
sreset
Pull-Up
10k Pull-Up
O
10
—
N/C
—
9
TMS
tms
Pull-Up
10k Pull-Up
O
8
CKSTP_IN
ckstp_in
—
10k Pull-Up
O
7
TCK
tck
Pull-Up
10k Pull-Up
O
6—
VDD2
——
—
5See Note3
halted3
——
I
4TRST
trst
Pull-Up
10k Pull-Up
O
3
TDI
tdi
Pull-Up
10k Pull-Up
O
TRST
PORESET
Required assertion of TRST
Optional assertion of TRST
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450PER2 | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5123YVY300B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY300BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY400B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5123YVY400BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5125 | 制造商:ELECTROMAGNETIC CORPORATI 功能描述:_ |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。