- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > SPC5121YVY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF資料下載
參數(shù)資料
| 型號： | SPC5121YVY400BR |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封裝： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件頁數(shù)： | 28/86頁 |
| 文件大?。?/td> | 719K |
| 代理商： | SPC5121YVY400BR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
MPC5121E/MPC5123 Data Sheet, Rev. 3
Electrical and Thermal Characteristics
Freescale Semiconductor
34
Figure 10. DDR AC Test Load
3.3.6
PCI
The PCI interface on the MPC5121e/MPC5123 is designed to PCI Version 2.3 and supports 33 and 66 MHz PCI operations.
See the PCI Local Bus Specification; the component section specifies the electrical and timing parameters for PCI components
with the intent that components connect directly together whether on the planar or an expansion board, without any external
buffers or other glue logic. Parameters apply at the package pins, not at expansion board edge connectors.
The PCI_CLK is used as output clock, the MPC5121e/MPC5123 is a PCI host device only.
Figure 11 shows the clock waveform and required measurement points for 3.3 V signaling environments. Table 21 summarizes
the clock specifications.
Figure 11. PCI CLK Waveform
2
Table 21. PCI CLK Specifications
Sym
Description
66 MHz1
1 In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLK
requirements vary depending upon whether the clock frequency is above 33 MHz.
33 MHz
Units
SpecID
Min2
2 Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be met
across the minimum peak-to-peak portion of the clock waveform as shown in Figure 11.
Max
Min
Max
tcyc
PCI CLK Cycle Time1,3
3 The minimum clock period must not be violated for any single clock cycle, i.e., accounting for all system
jitter.
15
30
—
ns
A6.1
thigh
PCI CLK High Time
6
—
11
—
ns
A6.2
tlow
PCI CLK Low Time
6
—
11
—
ns
A6.3
—
PCI CLK Slew Rate2
1.5
4
1
4
V/ns
A6.4
Output
Z0 = 50 Ω
RL = 50 Ω
VDD_MEM_IO/2
tcyc
PCI CLK
tlow
thigh
0.4Vcc
0.4Vcc, p-to-p
0.3Vcc
0.5Vcc
0.6Vcc
0.2Vcc
(minimum)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450PER2 | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5123YVY300B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY300BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY400B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5123YVY400BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5125 | 制造商:ELECTROMAGNETIC CORPORATI 功能描述:_ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。