- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98027 > SPC5121YVY400BR (FREESCALE SEMICONDUCTOR INC) RISC PROCESSOR, PBGA516 PDF資料下載
參數(shù)資料
| 型號： | SPC5121YVY400BR |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | RISC PROCESSOR, PBGA516 |
| 封裝： | 27 X 27 MM, 2.25 MM HEIGHT, 1 MM PITCH, ROHS COMPLIANT, PLASTIC, TFBGA-516 |
| 文件頁數(shù)： | 25/86頁 |
| 文件大?。?/td> | 719K |
| 代理商： | SPC5121YVY400BR |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁
Electrical and Thermal Characteristics
MPC5121E/MPC5123 Data Sheet, Rev. 3
Freescale Semiconductor
31
3.3.4
External Interrupts
The MPC5121e/MPC5123 provides three different kinds of external interrupts:
IRQ interrupts
GPIO interrupts with simple interrupt capability (not available in power-down mode)
WakeUp interrupts
IPIC inputs must be valid for at least tPICWID to ensure proper operation in edge triggered mode.
3.3.5
SDRAM (DDR)
The MPC5121e/MPC5123 memory controller supports three types of DDR devices:
DDR-1 (SSTL_2 class II interface)
DDR-2 (SSTL_18 interface)
LPDDR/Mobile-DDR (1.8V I/O supply voltage)
JEDEC standards define the minimum set of requirements for complient memory devices:
— JEDEC STANDARD, DDR2 SDRAM SPECIFICATION, JESD79-2C, MAY 2006
— JEDEC STANDARD, Double Data Rate (DDR) SDRAM Specification, JESD79E, May 2005
— JEDEC STANDARD, Low Power Double Data Rate (LPDDR) SDRAM Specification, JESD79-4, May 2006
The MPC5121e/MPC5123 supports the configuration of two output drive strengths for DDR2 and LPDDR:
full drive strength
half drive strengh (intended for ligther loads or point-to-point environments)
The MPC5121e/MPC5123 memory controller supports dynamic on-die termination in the host device and in the DDR2 memory
device.
This section includes AC specifications for all DDR SDRAM pins. The DC parameters are specified in the DC Electrical
Characteristics.
tS_POR_CONF
Reset configuration setup time before assertion of PORESET
1 cycle
A3.14
tH_POR_CONF
Reset configuration hold time after assertion of PORESET
1 cycle
A3.15
tHR_SR_DELAY
Time from falling edge of HRESET to falling edge of SRESET
4 cycles
A3.16
tHRHOLD
Time HRESET must be held low before a qualified reset occurs
4 cycles
A3.17
tSRHOLD
Time SRESET must be held low before a qualified reset occurs
4 cycles
A3.18
tSRMIN
Time SRESET is asserted after it has been qualified
1 cycles
A3.19
Table 19. IPIC Input AC Timing Specifications1
1 T is the IP bus clock cycle. T= 12 ns is the minimum value (for the maximum IP bus freqency
of 83 MHz).
Description
Symbol
Min
Unit
SpecID
IPIC inputs - minimum pulse witdh
tPICWID
2T
ns
A4.1
Table 18. Reset Timing (continued)
Symbol
Description
Value
SYS_XTALI
SpecID
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MPC601CQ50A | RISC PROCESSOR |
| MPC601CQ66A | 32-BIT, 66 MHz, RISC PROCESSOR, CQFP304 |
| MPC604ERX300XX | RISC PROCESSOR, CBGA255 |
| MPC7410RX550PE | 32-BIT, 550 MHz, RISC PROCESSOR, CBGA360 |
| MPC7410RX450PER2 | 32-BIT, 450 MHz, RISC PROCESSOR, CBGA360 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SPC5123YVY300B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY300BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Advance Information |
| SPC5123YVY400B | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5123YVY400BR | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:e300 Power Architecture processor core |
| SPC5125 | 制造商:ELECTROMAGNETIC CORPORATI 功能描述:_ |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。