- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365670 > SP37E760-MC (STANDARD MICROSYSTEMS CORP) 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS PDF資料下載
參數(shù)資料
| 型號： | SP37E760-MC |
| 廠商： | STANDARD MICROSYSTEMS CORP |
| 元件分類： | 外設及接口 |
| 英文描述： | 3.3 V I/O CONTROLLER FOR EMBEDDED APPLICATIONS |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP100 |
| 封裝： | QFP-100 |
| 文件頁數(shù)： | 20/78頁 |
| 文件大?。?/td> | 510K |
| 代理商： | SP37E760-MC |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁當前第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁
The Loopback feature allows the processor to verify the transmit and receive data paths of the Serial Port. The
receiver and the transmitter interrupts are fully operational in loopback mode. The MODEM Control Interrupts are
also operational but the interrupts’ sources are now the lower four bits of the MODEM Control Register instead of the
MODEM Control inputs.
The interrupts are still controlled by the Interrupt Enable Register.
4.1.7.5
Reserved, Bits 5 - 7
Bits 5 to 7 are
RESERVED
. Reserved bits cannot be written and return 0 when read.
SMSC DS – SP37E760
Page 20
Rev. 04/13/2001
4.1.8
Address Offset = 5H, DLAB = X, READ/WRITE
4.1.8.1
Data Ready, Bit 0
Data Ready (DR) is set to a logic “1” whenever a complete received data character has been transferred into the
Receiver Buffer Register or the FIFO. DR is reset to a logic “0” by reading all of the data in the Receive Buffer
Register or the FIFO.
4.1.8.2
Overrun Error, Bit 1
The Overrun Error (OE) bit indicates that data in the Receiver Buffer Register was not read before the next character
was transferred into the register, thereby destroying the previous character. In FIFO mode, an overrun error will occur
only when the FIFO is full and the next character has been completely received in the shift register: the character in
the shift register is overwritten but not transferred to the FIFO. The OE indicator is set to a logic “1” immediately upon
detection of an overrun condition and reset whenever the Line Status Register is read.
4.1.8.3
Parity Error, Bit 2
The Parity Error (PE) bit indicates that the received data character does not have the correct even or odd parity, as
selected by the even parity select bit. The PE is set to a logic “1” upon detection of a parity error and is reset to a
logic “0” whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular
character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO.
4.1.8.4
Framing Error, Bit 3
The Framing Error (FE) bit indicates that the received character did not have a valid stop bit. Bit 3 is set to a logic “1”
whenever the stop bit following the last data bit or parity bit is detected as a zero bit (Spacing level). The FE is reset
to a logic “0” whenever the Line Status Register is read. In the FIFO mode this error is associated with the particular
character in the FIFO it applies to. This error is indicated when the associated character is at the top of the FIFO.
The Serial Port will try to resynchronize after a framing error. To do this, it assumes that the framing error was due to
the next start bit, so it samples this ‘start’ bit twice and then takes in the ‘data’.
4.1.8.5
Break Interrupt, Bit 4
The Break Interrupt (BI) bit is set to a logic “1” whenever the received data input is held in the Spacing state (logic
“0”) for longer than a full word transmission time (that is, the total time of the start bit + data bits + parity bits + stop
bits). The BI is reset after the CPU reads the contents of the Line Status Register. In the FIFO mode this error is
associated with the particular character in the FIFO it applies to. This error is indicated when the associated character
is at the top of the FIFO. When break occurs only one zero character is loaded into the FIFO. Restarting after a
break is received requires the serial data (RXD) to be logic “1” for at least bit time.
Note:
LSR Bits 1 through 4 produce a Receiver Line Status Interrupt whenever any of the corresponding conditions
are detected and the interrupt is enabled.
4.1.8.6
Transmitter Holding Register Empty, Bit 5
The Transmitter Holding Register Empty (THRE) bit indicates that the Serial Port is ready to accept a new character
for transmission. In addition, this bit causes the Serial Port to issue an interrupt when the Transmitter Holding
Register interrupt enable is set high. The THRE bit is set to a logic “1” when a character is transferred from the
Transmitter Holding Register into the Transmitter Shift Register. The bit is reset to logic “0” whenever the CPU loads
the Transmitter Holding Register. In the FIFO mode this bit is set when the XMIT FIFO is empty, it is cleared when at
least 1 byte is written to the XMIT FIFO. Bit 5 is read-only.
LINE STATUS REGISTER (LSR)
相關PDF資料 |
PDF描述 |
|---|---|
| SP8720 | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720ADG | ECL two-modulus divider, with ECL10K compatible outputs |
| SP8720BDG | ECL two-modulus divider, with ECL10K compatible outputs |
| SPF5001 | Surface-mount 4-circuit Low-side Switch Array |
| SPF5002 | Surface-mount 4-circuit Low-side Switch Array |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SP37E760-MD | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| SP37E760-MT | 功能描述:輸入/輸出控制器接口集成電路 Super I/O Controller RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| SP37R0FL | 制造商:TE Connectivity 功能描述:SP3 7R0 1% LOOSEFixed Resistor |
| SP38 | 制造商:BES 功能描述:3/8" x 6" Spade Bit 制造商:BES MANUFACTURING 功能描述:SPADE BIT 3/8 X 6 INCH |
| SP380 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:NOR GATES |
發(fā)布緊急采購，3分鐘左右您將得到回復。