- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365640 > SN74LVT8980FK (Texas Instruments, Inc.) EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES PDF資料下載
參數(shù)資料
| 型號： | SN74LVT8980FK |
| 廠商： | Texas Instruments, Inc. |
| 英文描述： | EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES |
| 中文描述： | 嵌入式測試總線控制器IEEE標(biāo)準(zhǔn)1149.1 JTAG接口，8咨詢大師比特通用主機(jī)接口 |
| 文件頁數(shù)： | 32/34頁 |
| 文件大?。?/td> | 495K |
| 代理商： | SN74LVT8980FK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當(dāng)前第32頁第33頁第34頁
SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997
32
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
silicon errata
The descriptions and specifications included in this data sheet represent the intended performance of the
’LVT8990 device. In most cases, these descriptions and specifications also represent the actual performance
of silicon of a given revision. Specific exceptions are noted here.
item 1 – operation of host interface (STRB) asynchronous to CLKIN
The host interface, which is timed by STRB, is intended to be, and properly should be, fully asynchronous
relative to CLKIN. In short, the device should function as described in this data sheet regardless of the timing
relationship between applied STRB and CLKIN.
The ’LVT8990 “X” die, however, fails to function properly when STRB is not synchronous to CLKIN. Specifically,
STRB must be applied considering adequate setup time requirements as follows:
SN74LVT8980
VCC = 3.3
±
0.3 V
VCC = 2.7 V
UNIT
MIN
MAX
MIN
MAX
tsu
STRB high before CLKIN
↑
25
25
ns
A fix is proposed for device revision ’LVT8980A.
workaround
For an ’LVT8980 “X” die design, always operate the host interface (specifically, STRB) synchronously to CLKIN,
maintaining setup time requirements as given above. In most applications, this would mean that the eTBDC
CLKIN is driven from the same original clock source as the host CPU.
item 1 – read of TDI buffer while it is empty (not ready)
When a read is made to TDI buffer while it is empty (not ready), the RDY pin signal is specified to go low,
indicating that the eTBC is not presently ready to service the requested access. If, while STRB is held low,
subsequent processing of a scan command fills a byte in the TDI buffer, the RDY pin signal is specified to return
high, indicating that the eTBC is ready to complete the access. Correspondingly, the available byte of data from
TDI buffer should be latched onto the data bus such that the host can access this data.
The ’LVT8990 “X” die, however, does not function properly with respect to the actual data latched to the data
bus. That is, if a read is made to TDI buffer while it is empty (not ready), the RDY pin signal goes low as specified;
as well, if the STRB pin signal is held low, and further processing of a scan command fills a byte in the TDI buffer,
the RDY pin signal returns high as specified. However, at the same time that RDY returns high, the TDI data
byte should be latched onto the data bus. If this does not occur, the data that does appear on the data bus is
not valid.
A fix is proposed for device revision ’LVT8980A.
workaround
For an LVT8990 “X” design, always poll the TDI buffer (read status register, bit 7, TDIS) to ensure that it is ready
prior to a desired read to TDI buffer. Of course, such a software-polled mode versus the hardware-inserted
wait-states (RDY) mode (as originally specified, and as proposed to be fixed in ’LVT8980A device revision)
places more overhead on the CPU and likely reduces throughput as well.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SN54LVT8980JT | EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES |
| SN54LVTH16245AWD | 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS |
| SN54LVTH16543WD | XTAL MTL SMT HC49/USM |
| SN54LVTH16543 | Analog Multiplexers/Demultiplexers with Injection Current Effect Control; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500 |
| SN74LVTH16543DGG | 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SN74LVT8986GGV | 功能描述:特定功能邏輯 3.3V Link Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74LVT8986PM | 功能描述:特定功能邏輯 3.3V Link Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74LVT8986ZGV | 功能描述:特定功能邏輯 Linking Addressable Scan Ports 3.3v RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74LVT8996DW | 功能描述:特定功能邏輯 3.3V 10-Bit Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
| SN74LVT8996DWR | 功能描述:特定功能邏輯 3.3V 10-Bit Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。