參數(shù)資料
型號: SN74LVT8980FK
廠商: Texas Instruments, Inc.
英文描述: EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
中文描述: 嵌入式測試總線控制器IEEE標(biāo)準(zhǔn)1149.1 JTAG接口,8咨詢大師比特通用主機(jī)接口
文件頁數(shù): 18/34頁
文件大?。?/td> 495K
代理商: SN74LVT8980FK
SN54LVT8980, SN74LVT8980
EMBEDDED TEST-BUS CONTROLLERS
IEEE STD 1149.1 (JTAG) TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SCBS676C – DECEMBER 1996 – REVISED AUGUST 1997
18
POST OFFICE BOX 655303
DALLAS, TEXAS 75265
instruction-register scan commands
The instruction-register scan commands scan bits to and/or from the concatenation of instruction registers in
a target scan chain. The eTBC generates a TMS sequence to move the target scan chain from its current TAP
state to the Shift-IR TAP state. Data written to the TDO buffer can be driven serially onto the TDO pin and bits
received serially at the TDI pin can be stored into the TDI buffer for reading by the host. The number of data
bits transferred in and/or out is determined by the value of the counter upon command initiation. If, during the
operation of an instruction register scan command, the TDO buffer becomes empty, or the TDI buffer becomes
full, the TAP state is sequenced to Pause-IR (if in free-running-TCK mode) or the TCK output is gated off (if in
gated-TCK mode) until the required buffer service is performed. Upon the countdown of the counter to zero,
the eTBC generates TMS sequences to move the target scan chain to the end state specified in the command
register.
data-register scan commands
The data-register scan commands operate to scan bits to and/or from the concatenation of data registers in a
target scan chain. The eTBC generates a TMS sequence to move the target scan chain from its current TAP
state to the Shift-DR TAP state. Data written to the TDO buffer may be driven serially onto the TDO pin and bits
received serially at the TDI pin may be stored into the TDI buffer for reading by the host. The number of data
bits transferred in and/or out is determined by the value of the counter upon command initiation. If, during the
operation of a data-register scan command, the TDO buffer becomes empty, or the TDI buffer becomes full, the
TAP state is sequenced to Pause-DR (if in free-running-TCK mode) or the TCK output is gated off (if in
gated-TCK mode) until the required buffer service is performed. Upon the countdown of the counter to zero,
the eTBC generates TMS sequences to move the target scan chain to the end state specified in the
command register.
other scan-command variations
As noted before, the nature/direction of the data transfer for any scan command can vary along with the
destination of scan data in the target, as follows:
For scan commands of the full-duplex (default) class, both TDO buffer and TDI buffer are used to scan data
to and from the target scan chain, respectively.
For scan commands of the input-only class, only the TDI buffer is used to scan data from the target scan
chain; outgoing TDO data is fixed at a high level throughout the scan operation.
For scan commands of the output-only class, only the TDO buffer is used to scan data to the target scan
chain; incoming TDI data is simply ignored.
For scan commands of the recirculate class, only the TDI buffer is used to scan data from the target scan
chain; outgoing TDO data is generated by recirculating the incoming TDI data back into the target
scan chain.
counter
As described above, the value loaded in the eTBC’s 32-bit counter at initiation of a command is used to specify
the number of TCK cycles or scan bits to remain in the command’s working state. As each TCK cycle or scan
bit is processed for a run-test or scan command, respectively, the counter value is decremented. When the
counter value reaches zero, the command leaves its working state to finish in the end state specified in the
command register.
Before a command that uses the counter can be initiated, a full 32-bit value should be loaded by four consecutive
writes to the counter register. As well, the full 32-bit current value of the counter can be observed by four
consecutive reads to the counter register. The counter status (unloaded/loaded) is maintained and observable
in the status register (bit 5, CTRS).
Upon eTBC reset (power-up, hardware-initiated, or software-initiated), the counter is cleared and assumes its
unloaded state.
相關(guān)PDF資料
PDF描述
SN54LVT8980JT EMBEDDED TEST-BUS CONTROLLERS IEEE STD 1149.1 JTAG TAP MASTERS WITH 8-BIT GENERIC HOST INTERFACES
SN54LVTH16245AWD 3.3-V ABT 16-BIT BUS TRANSCEIVERS WITH 3-STATE OUTPUTS
SN54LVTH16543WD XTAL MTL SMT HC49/USM
SN54LVTH16543 Analog Multiplexers/Demultiplexers with Injection Current Effect Control; Package: PDIP-16; No of Pins: 16; Container: Rail; Qty per Container: 500
SN74LVTH16543DGG 3.3-V ABT 16-BIT REGISTERED TRANSCEIVERS WITH 3-STATE OUTPUTS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
SN74LVT8986GGV 功能描述:特定功能邏輯 3.3V Link Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74LVT8986PM 功能描述:特定功能邏輯 3.3V Link Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74LVT8986ZGV 功能描述:特定功能邏輯 Linking Addressable Scan Ports 3.3v RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74LVT8996DW 功能描述:特定功能邏輯 3.3V 10-Bit Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube
SN74LVT8996DWR 功能描述:特定功能邏輯 3.3V 10-Bit Add Port Multi-Add Tap Trncvr RoHS:否 制造商:Texas Instruments 產(chǎn)品: 系列:SN74ABTH18502A 工作電源電壓:5 V 封裝 / 箱體:LQFP-64 封裝:Tube