- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373378 > SDA9401 (Electronic Theatre Controls, Inc.) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號(hào)： | SDA9401 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉(zhuǎn)換器采用嵌入式DRAM技術(shù)股 |
| 文件頁(yè)數(shù)： | 31/69頁(yè) |
| 文件大?。?/td> | 1142K |
| 代理商： | SDA9401 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)當(dāng)前第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)
SDA 9401
Micronas
31
Preliminary Data Sheet
The next paragraphs describe the HOUT and VOUT generator in more detail. Both generators have
a so called “l(fā)ocked-mode” and “freerunning-mode”. Not all combinations of the modi make sense.
The table below shows ingenious configurations.
Ingenious configurations of the HOUT and VOUT generator
6.5.1
HOUT generator
The HOUT generator has two operation modes, which can be selected by the parameter HOUTFR.
The HOUT signal is active high (HOUTPOL=0) for 64 clock cycles (X1/CLK2). In the freerunning-
mode the HOUT signal is generated depending on the PPLOP parameter. In the locked-mode the
HOUT signal is locked on the incoming H-Sync signal HIN. The polarity of the HOUT signal is
programmable by the parameter HOUTPOL.
The HREF signal marks the active part of a line. The figure below shows the timing relation of the
HOUT and the HREF signal. The distance is programmable by the parameter HOUTDEL. PD
means processing delay of the internal data processing (PD=36 X1/CLK2 clocks). The length of the
active part is determined by the parameter APPLOP. If the number of the active pixels (internal
parameter APPL, see also
Horizontal compression
on page 17) is smaller than the number of the
displayed pixels (e.g. displaying a 4:3 source on a 16:9 screen), a coloured border can be defined
using the NAPOP parameter. The border colour is defined by the parameters YBORDER,
UBORDER and VBORDER. To avoid transition artifacts of digital filters the number of active pixels
per line (parameter APPL) can be symmetrically reduced using the CAPP parameter. The figure
below shows also the internal signal ALOP, which marks the active pixels of the line.
Mode
HOUTFR
VOUTFR
CLK11EN
CLK21EN
“H-and-V-locked”
“H-freerunning-V-locked”
“H-and-V-freerunning”
0
1
1
0
0
1
1
1
1
1
0
0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SDB0530 | Schottky Barrier Diode |
| SDB0540 | Schottky Barrier Diode |
| SDB10100PI | High Voltage Schottky Rectifier |
| SDB10150PI | High Voltage Schottky Rectifier |
| SDB1040PH | Schottky Rectifier |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDA-95009-F | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Modular Jack, Right Angle, 6/4, Panel Stops |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。