- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373378 > SDA9401 (Electronic Theatre Controls, Inc.) Scan Rate Converter using Embedded DRAM Technology Units PDF資料下載
參數(shù)資料
| 型號： | SDA9401 |
| 廠商： | Electronic Theatre Controls, Inc. |
| 英文描述： | Scan Rate Converter using Embedded DRAM Technology Units |
| 中文描述： | 掃描頻率轉換器采用嵌入式DRAM技術股 |
| 文件頁數(shù)： | 16/69頁 |
| 文件大?。?/td> | 1142K |
| 代理商： | SDA9401 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
Micronas
16
Preliminary Data Sheet
SDA 9401
6.3
Low data rate processing
The next figure shows the block diagram of the low data rate processing block. The input signal can
be vertically and horizontally compressed by a limited number of factors. In case of multipicture
mode the internal Multipicture controller will use both compression blocks to control the different
modes. Furthermore the input signal can be processed by different noise reduction algorithms to
reduce the noise in the signal. The noise measurement block determines the noise level of the input
signal.
Block diagram of low data rate processing
The different blocks and the corresponding parameters will be described now in more detail.
6.3.1
Vertical compression
The vertical compression compresses the incoming signal vertically by a constant factor given by
the parameter VDECON. For the Y and UV signal different filter characteristics are used. The
vertical compression can be switched off. For the multipicture modes the factors VDECON 2, 3 and
4 are necessary. Different filter characteristics are used for the factors 3 and 4. High quality vertical
compression for double window applications is possible, because the filter characteristic is
optimized for the factor 1.5.
The table below shows the relation between the parameter VDECON and the compression factor.
Input write parameter: VDECON
Inside the SDA 9401 the number of active lines per field depends on the chosen vertical
compression factor VDECON (see also
chapter Output sync controller (OSC)
on page 29).
VDECON (1Ch)
0
1
2
3
4
5
6
7
Vertical compression off
Factor 1.25
Factor 1.5
Factor 1.75
Factor 2.0
Factor 3.0
Factor 4.0
not defined
Line
memories
YIN
UVIN
Y to Memory
UV to Memory
b
Vertical
compression
Horizontal
compression
Multipicture
controller
Spatial noise
reduction
Temporal
noise
reduction
Noise
measurement
Y from Memory
UV from Memory
MULTIPIC, PICPOS, YBORDER,
UBORDER, VBORDER
NMLINE, NMALG
NOISEME
VDECON,
VCSNRON
HDECON,
HCSNRON
SNRON
NRON
相關PDF資料 |
PDF描述 |
|---|---|
| SDB0530 | Schottky Barrier Diode |
| SDB0540 | Schottky Barrier Diode |
| SDB10100PI | High Voltage Schottky Rectifier |
| SDB10150PI | High Voltage Schottky Rectifier |
| SDB1040PH | Schottky Rectifier |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| SDA9410-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter using Embedded DRAM Technology Units |
| SDA9415-B13 | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Display Processor and Scan Rate Converter |
| SDA9488X | 制造商:MICRONAS 制造商全稱:MICRONAS 功能描述:Cost-effective Picture-In-Picture ICs |
| SDA9489X | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:PIP IV Advanced SOPHISTICUS High-End Picture-In-Picture ICs |
| SDA-95009-F | 制造商:MOLEX 制造商全稱:Molex Electronics Ltd. 功能描述:Modular Jack, Right Angle, 6/4, Panel Stops |
發(fā)布緊急采購，3分鐘左右您將得到回復。