- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄372112 > SAA6721E (NXP SEMICONDUCTORS) SXGA RGB to TFT graphics engine(XGA RGB 到 TFT圖形引擎) PDF資料下載
參數(shù)資料
| 型號： | SAA6721E |
| 廠商： | NXP SEMICONDUCTORS |
| 元件分類： | 圖形處理器 |
| 英文描述： | SXGA RGB to TFT graphics engine(XGA RGB 到 TFT圖形引擎) |
| 中文描述： | GRAPHICS PROCESSOR, PBGA292 |
| 封裝： | 27 X 27 MM, 1.75 MM HEIGHT, PLASTIC, SOT-489-1, BGA-292 |
| 文件頁數(shù)： | 35/72頁 |
| 文件大小： | 360K |
| 代理商： | SAA6721E |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
1999 May 11
35
Philips Semiconductors
Preliminary specification
SXGA RGB to TFT graphics engine
SAA6721E
SDRAM
TIMING PARAMETER
1;
SEE
T
ABLE
14
Active to read or write delay (t
RCD
) in clocks
CAS latency (CL) in clocks
53
W
D3 to D0
D6 to D4
SDRAM
TIMING PARAMETER
2;
SEE
T
ABLE
14
Precharge command period (t
RP
) in clocks
Active bank A to active band B command (t
RRD
) in clocks
SDRAM
TIMING PARAMETER
3;
SEE
T
ABLE
14
54
W
D3 to D0
D7 to D4
Auto refresh, active command period (t
RC
) in clocks
Write recovery time (t
WR
) in clocks
F
IELD
1
START ADDRESS
(
ROW
)
55
W
D3 to D0
D7 to D4
Start address of field 1 in external SDRAM memory (row)
56 and 57
W
D10 to D0
F
IELD
1
START ADDRESS
(
COLUMN
)
Start address of field 1 in external SDRAM memory (column)
58
W
D7 to D0
F
IELD
2
START ADDRESS
(
ROW
)
Start address of field 2 in external SDRAM memory (row)
59 and 60
W
D10 to D0
F
IELD
2
START ADDRESS
(
COLUMN
)
Start address of field 2 in external SDRAM memory (column)
61
W
D7 to D0
F
IELD
3
START ADDRESS
(
ROW
)
Start address of field 3 in external SDRAM memory (row)
62 and 63
W
D10 to D0
F
IELD
3
START ADDRESS
(
COLUMN
)
Start address of field 3 in external SDRAM memory (column)
64
W
D7 to D0
F
IELD
4
START ADDRESS
(
ROW
)
Start address of field 4 in external SDRAM memory (row)
65 and 66
W
D10 to D0
F
IELD
4
START ADDRESS
(
COLUMN
)
Start address of field 4 in external SDRAM memory (column)
67
W
D7 to D0
O
UTPUT FRAME LENGTH
Vertical length of output frame after de-interlacing unit
68 and 69
W
D10 to D0
O
UTPUT LINE LENGTH
Horizontal length of output frame after de-interlacing unit
70 and 71
W
D11 to D0
B
LANK COLOUR RED COMPONENT DEFINITION
Red colour component for blank screen generation
72
W
D7 to D0
B
LANK COLOUR GREEN COMPONENT DEFINITION
Green colour component for blank screen generation
73
W
D7 to D0
B
LANK COLOUR BLUE COMPONENT DEFINITION
Blue colour component for blank screen generation
74
W
D7 to D0
NAME
SUBADDRESS
R/W
DATA
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| SAA6750 | Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA7102 | Circular Connector; MIL SPEC:MIL-C-5015; Body Material:Metal; Series:GT; No. of Contacts:12; Connector Shell Size:28; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Body Style:Straight |
| SAA7102E | Digital video encoder |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| SAA6750 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6750H | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:Encoder for MPEG2 image recording EMPIRE |
| SAA6752HS | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103 | 制造商:PHILIPS 制造商全稱:NXP Semiconductors 功能描述:MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer |
| SAA6752HS/V103,557 | 功能描述:IC AUD/VID ENCODER MPEG 208-SQFP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設(shè)備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
發(fā)布緊急采購，3分鐘左右您將得到回復。