- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄365432 > S71GL512NB0 (Spansion Inc.) Stacked Multi-chip Product (MCP) PDF資料下載
參數(shù)資料
| 型號(hào)： | S71GL512NB0 |
| 廠商： | Spansion Inc. |
| 英文描述： | Stacked Multi-chip Product (MCP) |
| 中文描述： | 堆疊式多芯片產(chǎn)品（MCP） |
| 文件頁(yè)數(shù)： | 26/147頁(yè) |
| 文件大?。?/td> | 1655K |
| 代理商： | S71GL512NB0 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)當(dāng)前第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)第146頁(yè)第147頁(yè)
26
S29GLxxxN MirrorBit
TM
Flash Family
S29GLxxxN_00_A4 June 14, 2004
A d v a n c e I n f o r m a t i o n
eration that was interrupted should be reinitiated once the device is ready to
accept another command sequence, to ensure data integrity.
Current is reduced for the duration of the RESET# pulse. When RESET# is held
at V
SS
±0.3 V, the device draws CMOS standby current (I
CC5
). If RESET# is held
at V
IL
but not within V
SS
±0.3 V, the standby current will be greater.
The RESET# pin may be tied to the system reset circuitry. A system reset would
thus also reset the Flash memory, enabling the system to read the boot-up firm-
ware from the Flash memory.
Refer to the AC Characteristics tables for RESET# parameters and to Figure 13
for the timing diagram.
Output Disable Mode
When the OE# input is at V
IH
, output from the device is disabled. The output pins
are placed in the high impedance state.
Table 2. Sector Address Table–S29GL256N
Sector
A23–A16
Sector Size
(Kbytes/
Kwords)
8-bit
Address Range
(in hexadecimal)
16-bit
Address Range
(in hexadecimal)
SA0
0
0
0
0
0
0
0
0
128/64
0000000–001FFFF
0000000–000FFFF
SA1
0
0
0
0
0
0
0
1
128/64
0020000–003FFFF
0010000–001FFFF
SA2
0
0
0
0
0
0
1
0
128/64
0040000–005FFFF
0020000–002FFFF
SA3
0
0
0
0
0
0
1
1
128/64
0060000–007FFFF
0030000–003FFFF
SA4
0
0
0
0
0
1
0
0
128/64
0080000–009FFFF
0040000–004FFFF
SA5
0
0
0
0
0
1
0
1
128/64
00A0000–00BFFFF
0050000–005FFFF
SA6
0
0
0
0
0
1
1
0
128/64
00C0000–00DFFFF
0060000–006FFFF
SA7
0
0
0
0
0
1
1
1
128/64
00E0000–00FFFFF
0070000–007FFFF
SA8
0
0
0
0
1
0
0
0
128/64
0100000–011FFFF
0080000–008FFFF
SA9
0
0
0
0
1
0
0
1
128/64
0120000–013FFFF
0090000–009FFFF
SA10
0
0
0
0
1
0
1
0
128/64
0140000–015FFFF
00A0000–00AFFFF
SA11
0
0
0
0
1
0
1
1
128/64
0160000–017FFFF
00B0000–00BFFFF
SA12
0
0
0
0
1
1
0
0
128/64
0180000–019FFFF
00C0000–00CFFFF
SA13
0
0
0
0
1
1
0
1
128/64
01A0000–01BFFFF
00D0000–00DFFFF
SA14
0
0
0
0
1
1
1
0
128/64
01C0000–01DFFFF
00E0000–00EFFFF
SA15
0
0
0
0
1
1
1
1
128/64
01E0000–01FFFFF
00F0000–00FFFFF
SA16
0
0
0
1
0
0
0
0
128/64
0200000–021FFFF
0100000–010FFFF
SA17
0
0
0
1
0
0
0
1
128/64
0220000–023FFFF
0110000–011FFFF
SA18
0
0
0
1
0
0
1
0
128/64
0240000–025FFFF
0120000–012FFFF
SA19
0
0
0
1
0
0
1
1
128/64
0260000–027FFFF
0130000–013FFFF
SA20
0
0
0
1
0
1
0
0
128/64
0280000–029FFFF
0140000–014FFFF
SA21
0
0
0
1
0
1
0
1
128/64
02A0000–02BFFFF
0150000–015FFFF
SA22
0
0
0
1
0
1
1
0
128/64
02C0000–02DFFFF
0160000–016FFFF
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S71GS256NC0BFWAK0 | 128N based MCPs |
| S71GS128NB0 | 128N based MCPs |
| S71GS128NB0BAWAK0 | 128N based MCPs |
| S71GS128NB0BAWAK2 | 128N based MCPs |
| S71GS128NB0BAWAK3 | 128N based MCPs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S71GL512NC0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP) |
| S71GL-N | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
| S71GL-N_08 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM |
| S71GLXXXNC0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP) |
| S71GS128NB0 | 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。