參數(shù)資料
型號： S71GL512NB0
廠商： Spansion Inc.
英文描述： Stacked Multi-chip Product (MCP)
中文描述： 堆疊式多芯片產(chǎn)品（MCP）
文件頁數(shù)： 128/147頁
文件大?。?/td> 1655K
代理商： S71GL512NB0
128
pSRAM Type 7
pSRAM_Type07_13_A0 May 4, 2004
A d v a n c e I n f o r m a t i o n
Functional Description
Legend:
L = V
IL
, H = V
IH
, X can be either V
IL
or V
IH
, High-Z = High Impedence.
Notes:
1. Should not be kept this logic condition longer than 1ms. Please contact local Spansion representative for the relaxation of
1ms limitation.
2. Power Down mode can be entered from Standby state and all DQ pins are in High-Z state. Data retention depends on the
selection of Power Down Program, 16M has data retetion in all modes except Power Down. Refer to POWER DOWN for the
detail.
3. Can be either V
IL
or V
IH
but must be valid before Read or Write.
4. OE# can be V
IL
during Write operation if the following conditions are satisfied:
(1) Write pulse is initiated by CE1# (refer to CE1# Controlled Write timing), or cycle time of the previous operation cycle is
satisfied.
(2) OE# stays V
IL
during Write cycle
Power Down (for 32M, 64M Only)
Power Down
The Power Down is low power idle state controlled by CE2. CE2 Low drives the
device in power down mode and maintains low power idle state as long as CE2 is
kept Low. CE2 High resumes the device from power down mode. These devices
have three power down mode. These can be proammed by series of read/write
operation. Each mode has follwoing features.
V
SS
Ground
Mode
CE2#
CE1#
WE#
OE#
LB#
UB#
A
21-0
DQ
8-1
DQ
16-9
Standby (Deselect)
H
H
X
X
X
X
X
High-Z
High-Z
Output Disable (Note 1)
H
L
H
H
X
X
Note 3
High-Z
High-Z
Output Disable (No Read)
H
L
H
H
Valid
High-Z
High-Z
Read (Upper Byte)
H
L
Valid
High-Z
Output Valid
Read (Lower Byte)
L
H
Valid
Output Valid
High-Z
Read (Word)
L
L
Valid
Output Valid
Output Valid
No Write
L
H (Note 4)
H
H
Valid
Invalid
Invalid
Write (Upper Byte)
H
L
Valid
Invalid
Input Valid
Write (Lower Byte)
L
H
Valid
Input Valid
Invalid
Write (Word)
L
L
Valid
Input Valid
Input Valid
Power Down
L
X
X
X
X
X
X
High-Z
High-Z
32M
64M
Mode
Retention Data
Retention Address
Mode
Retention Data
Retention Address
Sleep (default)
No
N/A
Sleep (default)
No
N/A
4M Partial
4M bit
00000h to 3FFFFh
8M Partial
8M bit
00000h to 7FFFFh
8M Partial
8M bit
00000h to 7FFFFh
16M Partial
16M bit
00000h to FFFFFh
Pin Name
Description
相關(guān)PDF資料
PDF描述
S71GS256NC0BFWAK0 128N based MCPs
S71GS128NB0 128N based MCPs
S71GS128NB0BAWAK0 128N based MCPs
S71GS128NB0BAWAK2 128N based MCPs
S71GS128NB0BAWAK3 128N based MCPs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
S71GL512NC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GL-N 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GL-N_08 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-Chip Product (MCP) Flash Memory and RAM
S71GLXXXNC0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:Stacked Multi-chip Product (MCP)
S71GS128NB0 制造商:SPANSION 制造商全稱:SPANSION 功能描述:128N based MCPs
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*