- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄374647 > S2065 (Applied Micro Circuits Corp.) Quad Serial Backplane Device with Dual I/O(帶雙傳送接收串行I/O的四收發(fā)器) PDF資料下載
參數(shù)資料
| 型號(hào)： | S2065 |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Quad Serial Backplane Device with Dual I/O(帶雙傳送接收串行I/O的四收發(fā)器) |
| 中文描述： | 四串行設(shè)備，配有雙背板的I / O（帶雙傳送接收串行的I / O的四收發(fā)器） |
| 文件頁數(shù)： | 17/37頁 |
| 文件大小： | 381K |
| 代理商： | S2065 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁
17
S2065
QUAD SERIAL BACKPLANE DEVICE WITH DUAL I/O
October 13, 2000 / Revision G
Figure 10. S2065 Diagnostic Loopback
OTHER OPERATING MODES
Operating Frequency Range
The S2065 is designed to operate at serial baud
rates of 770 MHz to 1.3 GHz (616 Mbit/sec to 1000
Mbit/sec user data rate). The part is specified at the
Fibre Channel rate (1062 MHz) and the Gigabit
Ethernet rate (1.25 GHz), but will operate satisfacto-
rily at any rate in this range.
Loopback Mode
When loopback mode is enabled, the serial data
from the transmitter is provided to the serial input of
the receiver. Loopback mode can be simultaneously
enabled for all four channels using the loopback-en-
able input, LPEN.
The loopback mode provides the ability to perform
system diagnostics and off-line testing of the inter-
face to guarantee the integrity of the serial channel
before enabling the transmission medium. Loopback
is enabled when LPEN = 1.
The high speed serial outputs are disabled when
loopback operation is enabled.
Test Modes
The S2065 has a testability input to aid in functional
testing of the device. The test mode is entered when
CH_LOCK is HIGH and TCLKB is HIGH. Thus users
must take care to ensure that TCLK[B-D] are held
LOW when operating in the channel locked mode.
The following conditions are asserted when in test
mode:
1. REFCLK replaces the VCO CLK (it also still goes
to the transmit clock mux).
2. TCLKA clocks all 4 transmit channels.
3. TCLKC is muxed in as the lock detect REFCLK for
test purposes.
4. TCLKD becomes the channel lock signal to the
whole of the chip except the transmit clock.
The RESET pin is used to initialize the Transmit
FIFOs and must be asserted (LOW) prior to entering
the normal operational state (see section Transmit
FIFO Initialization). Note that Reset does not disable
the TCLKO output unless the TCLKB input is HIGH.
Output
Disabled
CRU
CSU
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| S2066 | Quad GigaBit Ethernet Transceiver(四千兆位以太網(wǎng)收發(fā)器) |
| S2067 | Dual Serial Backplane Transceiver with Dual I/O(帶雙傳送接收串行I/O的雙收發(fā)器) |
| S2068 | Dual GigaBit Ethernet Transceiver(雙千兆位以太網(wǎng)收發(fā)器) |
| S2070 | Fibre Channel and GigaBit Ethernet Transceiver(帶片上鎖相環(huán)的光纖通道/千兆位以太網(wǎng)收發(fā)器) |
| S2071 | Four Port Bypass for FC-AL(用于FC-AL的四端口旁路電路) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| S2065A | 制造商:AppliedMicro 功能描述:Backplane Transceiver 208-Pin TBGA |
| S2065J | 功能描述:SCR 65A 200V RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流（Ih 最大值）:75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube |
| S2065J | 制造商:Littelfuse 功能描述:Thyristor Thyristor/Triac Type:SCR |
| S2065J_ | 功能描述:SCR - Use 576-S2065J RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流（Ih 最大值）:75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube |
| S2065JTP | 功能描述:SCR SCR 200V 65A Iso RoHS:否 制造商:STMicroelectronics 最大轉(zhuǎn)折電流 IBO:480 A 額定重復(fù)關(guān)閉狀態(tài)電壓 VDRM:600 V 關(guān)閉狀態(tài)漏泄電流（在 VDRM IDRM 下）:5 uA 開啟狀態(tài) RMS 電流 (It RMS): 正向電壓下降:1.6 V 柵觸發(fā)電壓 (Vgt):1.3 V 最大柵極峰值反向電壓:5 V 柵觸發(fā)電流 (Igt):35 mA 保持電流（Ih 最大值）:75 mA 安裝風(fēng)格:Through Hole 封裝 / 箱體:TO-220 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。