參數(shù)資料
型號(hào)： PPC440EP
廠商： Applied Micro Circuits Corp.
英文描述： Power PC 440EP Embedded Processor
中文描述： 440EP的Power PC嵌入式處理器
文件頁數(shù)： 80/84頁
文件大?。?/td> 541K
代理商： PPC440EP
80
AMCC Proprietary
440EP – PPC440EP Embedded Processor
Revision 1.26 – April 25, 2007
Data Sheet
Initialization
The PPC440EP provides the option for setting initial parameters based on default values or by reading them from
a slave PROM attached to the IIC0 bus (see “EEPROM” below). Some of the default values can be altered by
strapping on external pins (see “Strapping” below).
Strapping
While the SysReset input pin is low (system reset), the state of certain I/O pins is read to enable certain default
initial conditions prior to PPC440EP start-up. The actual capture instant is the nearest reference clock edge before
the deassertion of reset. These pins must be strapped using external pull-up (logical 1) or pull-down (logical 0)
resistors to select the desired default conditions. These pins are used for strap functions only during reset.
Following reset they are used for normal functions. The signal names assigned to the pins for normal operation are
shown in parentheses following the pin number.
The following table lists the strapping pins along with their functions and strapping options:
EEPROM
During reset, initial conditions other than those obtained from the strapping pins can be read from a ROM device
connected to the IIC0 port. At the de-assertion of reset, if the bootstrap controller is enabled, the PPC440EP
sequentially reads 16 bytes from the ROM device on the IIC0 port and sets the SDR0_SDSTP0, SDR0_SDSTP1,
SDR0_SDSTP2 and SDR0_SDSTP3 registers accordingly.
The initialization settings and their default values are covered in detail in the
PowerPC 440EP User’s Manual
.
Table 23. Strapping Pin Assignments
Function
Option
Ball Strapping
R25
(UART0_DCD)
U26
(UART0_DSR)
V26
(UART0_CTS)
Serial device is disabled. Each of the six options (A–
F) is a combination of boot source, boot-source
width, and clock frequency specifications. Refer to
the IIC Bootstrap Controller chapter in the
PPC440EP Embedded Processor User’s Manual
for
details.
A
0
0
0
B
0
0
1
C
0
1
0
D
0
1
1
E
1
0
0
F
1
1
0
Serial device is enabled. The option being selected is
the IIC0 slave address that will respond with
configuration data.
Note:
If reading of configuration data from the serial
device fails, the PPC440EP defaults to configuration
X.
G (0xA8)
1
0
1
H (0xA4)
1
1
1
相關(guān)PDF資料
PDF描述
PPC440EP-3pbfffCx Power PC 440EP Embedded Processor
PPC440GP-3CC333C Power PC 440GP Embedded Processor
PPC440GP-3CC400C Power PC 440GP Embedded Processor
PPC440GP-3CC400CZ Power PC 440GP Embedded Processor
PPC440GP-3CC400E Power PC 440GP Embedded Processor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
PPC440EP-3BB533C 制造商:AppliedMicro 功能描述:
PPC440EP-3BC400C 制造商:AMCC 功能描述:MPU 440EP RISC 16BIT 0.13UM 400MHZ 3.3V 456PIN EBGA - Trays 制造商:AMCC 功能描述:AMCPPC440EP-3BC400C APD BIAS CTRL/MONITR
PPC440EP-3BC533C 制造商:AppliedMicro 功能描述:MPU 440EP RISC 16-Bit 0.13um 533MHz 3.3V 456-Pin EBGA Tray
PPC440EP-3JA333CZ 制造商:AppliedMicro 功能描述:
PPC440EP-3JA400C 制造商:AppliedMicro 功能描述:
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*