- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄368096 > PPC440EP (Applied Micro Circuits Corp.) Power PC 440EP Embedded Processor PDF資料下載
參數(shù)資料
| 型號： | PPC440EP |
| 廠商： | Applied Micro Circuits Corp. |
| 英文描述： | Power PC 440EP Embedded Processor |
| 中文描述： | 440EP的Power PC嵌入式處理器 |
| 文件頁數(shù)： | 15/84頁 |
| 文件大?。?/td> | 541K |
| 代理商： | PPC440EP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁
AMCC Proprietary
15
440EP – PPC440EP Embedded Processor
Data Sheet
Revision 1.26 – April 25, 2007
General Purpose Timers (GPT)
Provides a separate time base counter and additional system timers in addition to those defined in the processor
core.
Features include:
32-bit Time Base Counter driven by the OPB bus clock
Seven 32-bit compare timers
General Purpose IO (GPIO) Controller
Controller functions and GPIO registers are programmed and accessed via memory-mapped OPB bus master
accesses.
64 GPIOs are multiplexed with other functions. DCRs control whether a particular pin that has GPIO
capabilities acts as a GPIO or is used for another purpose.
Each GPIO output is separately programmable to emulate an open drain driver (that is, drives to zero,
tri-stated if output bit is 1).
Universal Interrupt Controller (UIC)
Two Universal Interrupt Controllers (UIC) are employed. They provide control, status, and communications
necessary between the external and internal sources of interrupts and the on-chip PowerPC processor.
Note:
Processor specific interrupts (for example, page faults) do not use UIC resources.
Features include:
10 external interrupts
Edge triggered or level-sensitive
Positive or negative active
Non-critical or critical interrupt to the on-chip processor core
Programmable interrupt priority ordering
Programmable critical interrupt vector for faster vector processing
JTAG
Features include:
IEEE 1149.1 Test Access Port
IBM RISCWatch Debugger support
JTAG Boundary Scan Description Language (BSDL)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| PPC440EP-3pbfffCx | Power PC 440EP Embedded Processor |
| PPC440GP-3CC333C | Power PC 440GP Embedded Processor |
| PPC440GP-3CC400C | Power PC 440GP Embedded Processor |
| PPC440GP-3CC400CZ | Power PC 440GP Embedded Processor |
| PPC440GP-3CC400E | Power PC 440GP Embedded Processor |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| PPC440EP-3BB533C | 制造商:AppliedMicro 功能描述: |
| PPC440EP-3BC400C | 制造商:AMCC 功能描述:MPU 440EP RISC 16BIT 0.13UM 400MHZ 3.3V 456PIN EBGA - Trays 制造商:AMCC 功能描述:AMCPPC440EP-3BC400C APD BIAS CTRL/MONITR |
| PPC440EP-3BC533C | 制造商:AppliedMicro 功能描述:MPU 440EP RISC 16-Bit 0.13um 533MHz 3.3V 456-Pin EBGA Tray |
| PPC440EP-3JA333CZ | 制造商:AppliedMicro 功能描述: |
| PPC440EP-3JA400C | 制造商:AppliedMicro 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。